POLYOXIDE THINNING LIMITATION AND SUPERIOR ONO INTERPOLY DIELECTRIC FOR NONVOLATILE MEMORY DEVICES

被引:22
作者
MORI, S [1 ]
ARAI, N [1 ]
KANEKO, Y [1 ]
YOSHIKAWA, K [1 ]
机构
[1] TOSHIBA MICROELECTR CORP,SAIWAI KU,KAWASAKI 210,JAPAN
关键词
D O I
10.1109/16.69905
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Results obtained from a study on thin interpoly dielectrics, especially for nonvolatile memories with stacked-gate structures. are presented. First, the key factors which dominate the leakage current in polyoxide are reviewed, and intrinsic limitations in thinner polyoxide for device applications are investigated considering defect densities and edge leakage current. Second, the ONO (Oxide/Nitride/Oxide) structure which overcomes polyoxide-thinning limitations is described. This stacked film reveals superior electric-field strength due to the inherent electron-trapping-assisted process. UV erase characteristics for EPROM cells with ONO structure are discussed. The slower erasing speed for EPROM cells with ONO interpoly dielectric is due to the decrease in photocurrent flow from a floating gate to a control gate.
引用
收藏
页码:270 / 277
页数:8
相关论文
共 19 条
[1]   AN ERASE MODEL FOR FAMOS EPROM DEVICES [J].
KATZNELSON, RD ;
FROHMANBENTCHKOWSKY, D .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (09) :1744-1752
[2]   A STUDY OF THE INITIAL OXIDATION OF POLYCRYSTALLINE SI USING SURFACE-ANALYSIS TECHNIQUES [J].
KAZMERSKI, LL ;
JAMJOUM, O ;
IRELAND, PJ ;
WHITNEY, RL .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY, 1981, 18 (03) :960-964
[3]  
KIYOSUMI F, 1982, ELEC SOC EXT ABSTR, P316
[4]   THE OXIDATION OF SHAPED SILICON SURFACES [J].
MARCUS, RB ;
SHENG, TT .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1982, 129 (06) :1278-1282
[5]  
MIKATA Y, 1985, 1985 P IEEE IRPS, P32
[6]  
MORI S, 1989, AUG IEEE NONV SEM ME
[7]  
Mori S, 1984, VLSI S, P40
[8]  
MORI S, 1987, IEDM, P556
[9]  
Mori S, 1985, VLSI S, P16
[10]  
Mori S, 1986, VLSI S, P71