EXPLICIT FORMULATION OF DELAYS IN CMOS DATA PATHS

被引：23

作者：

DESCHACHT, D

ROBERT, M

AUVERGNE, D

机构：

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1988年 / 23卷 / 05期

关键词：

D O I：

10.1109/4.5953

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：1257 / 1264

页数：8

共 25 条

[1] EXPLICIT FORMULATION OF DELAYS IN CMOS VLSI [J].

AUVERGNE, D ;

DESCHACHT, D ;

ROBERT, M .

ELECTRONICS LETTERS, 1987, 23 (14) :741-742

[2] DELAY-TIME EVALUATION IN ED MOS LOGIC LSI [J].

AUVERGNE, D ;

CAMBON, G ;

DESCHACHT, D ;

ROBERT, M ;

SAGNES, G ;

TEMPIER, V .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (02) :337-343

[3]

AUVERGNE D, 1986, P INTEGRATED CIRCUIT

[4]

BURNS JR, 1964, RCA REV, V25, P627

[5] EVOLUTION OF CAD TOOLS TOWARDS 3RD GENERATION CUSTOM VLSI DESIGN [J].

DEMAN, H .

REVUE DE PHYSIQUE APPLIQUEE, 1987, 22 (01) :31-45

[6] CMOS CIRCUIT SPEED AND BUFFER OPTIMIZATION [J].

HEDENSTIERNA, N ;

JEPPSON, KO .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (02) :270-281

[7]

HODGES DA, 1983, ANAL DESIGN DIGITAL, P94

[8]

HOROWITZ M, 1983, P IEEE INT S CIRCUIT, P198

[9]

KANG SM, 1981, IEEE T CIRCUITS SYST, V28, P838, DOI 10.1109/TCS.1981.1085042

[10] CMOS CIRCUIT OPTIMIZATION [J].

KANUMA, A .

SOLID-STATE ELECTRONICS, 1983, 26 (01) :47-58

← 1 2 3 →