A SCALING METHODOLOGY FOR OXIDE NITRIDE OXIDE INTERPOLY DIELECTRIC FOR EPROM APPLICATIONS

被引:25
作者
PAN, CS
WU, KJ
FREIBERGER, PP
CHATTERJEE, A
SERY, G
机构
[1] Intel Corporation, SC9-41, Santa Clara
关键词
D O I
10.1109/16.106238
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel scaling methodology of oxide-nitride-oxide (ONO) interpoly stacked dielectric has been developed and verified for advanced EPROM technology. This scaling scheme is based on a charge retention model which successfully explains the observed charge loss phenomena of an advanced EPROM cell with an ONO film as the interpoly dielectric. It will be demonstrated that there are three distinct phases in EPROM charge retention characteristics. The main sources of charge loss are charge movement in the nitride and charge leakage out of the ONO film. The charge loss can be dramatically reduced by thinning the nitride and thickening the top and bottom oxides. The resultant interpoly ONO film shows much smaller current leakage and superior charge retention capability. © 1990 IEEE
引用
收藏
页码:1439 / 1443
页数:5
相关论文
共 15 条
[1]   REVIEW OF RECENT EXPERIMENTS PERTAINING TO HOLE TRANSPORT IN SI3N4 [J].
ARNETT, PC ;
WEINBERG, ZA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1978, 25 (08) :1014-1018
[2]  
BROWN WA, 1979, SOLID STATE TECHNOL, V22, P51
[3]   INTERFACE EFFECTS AND HIGH CONDUCTIVITY IN OXIDES GROWN FROM POLYCRYSTALLINE SILICON [J].
DIMARIA, DJ ;
KERR, DR .
APPLIED PHYSICS LETTERS, 1975, 27 (09) :505-507
[4]  
GIRIDHAR R, 1988, EL SOC EXT ABSTR, V88, P395
[5]  
KAHNG A, 1981, SILICON INTEGRATED A, P195
[6]  
Mori S., 1987, 1987 International Electron Devices Meeting, IEDM. Technical Digeset (Cat. No.87CH2515-5), P556, DOI 10.1109/IEDM.1987.191486
[7]  
MORI S, 1984, S VLSI TECHN, P40
[8]  
MORI S, 1986, S VLSI TECHNOLOGY, P71
[9]   STUDY OF CARRIER TRAPPING IN STACKED DIELECTRICS [J].
NOZAKI, S ;
GIRIDHAR, RV .
IEEE ELECTRON DEVICE LETTERS, 1986, 7 (08) :486-489
[10]  
PAN C, IN PRESS