MODELING OF SUPPRESSED DOPANT ACTIVATION IN BORON-IMPLANTED AND BF-IMPLANTED SILICON

被引:7
作者
KINOSHITA, H
HUANG, TH
KWONG, DL
机构
[1] Microelectronics Research Center, Department of Electrical and Computer Engineering, University of Texas at Austin, Austin
关键词
D O I
10.1063/1.356525
中图分类号
O59 [应用物理学];
学科分类号
摘要
The diffusion and activation of boron following the rapid thermal annealing (RTA) of ion-implanted boron and BF2 are investigated. The early stage of RTA is characterized by the enhancement of boron diffusion and the suppression of dopant activation throughout the impurity depth profile. This phenomenon is explained and modeled by considering the reaction kinetic between the electrically activated boron species and the inactive boron-silicon interstitially. The self-interstitial supersaturation created by ion implantation damage is believed to lower the boron activation during RTA by forming electrically inactive boron interstitialcies. A model that accurately predicts both the enhanced diffusion and the suppressed activation of boron during RTA is presented.
引用
收藏
页码:8213 / 8215
页数:3
相关论文
共 13 条
  • [1] A STUDY OF NONEQUILIBRIUM DIFFUSION MODELING - APPLICATIONS TO RAPID THERMAL ANNEALING AND ADVANCED BIPOLAR TECHNOLOGIES
    BACCUS, B
    WADA, T
    SHIGYO, N
    NORISHIMA, M
    NAKAJIMA, H
    INOU, K
    IINUMA, T
    IWAI, H
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (03) : 648 - 661
  • [2] Borucki L. J., 1990, International Electron Devices Meeting 1990. Technical Digest (Cat. No.90CH2865-4), P753, DOI 10.1109/IEDM.1990.237091
  • [3] 2-DIMENSIONAL PROCESS SIMULATION USING VERIFIED PHENOMENOLOGICAL MODELS
    FAIR, RB
    GARDNER, CL
    JOHNSON, MJ
    KENKEL, SW
    ROSE, DJ
    ROSE, JE
    SUBRAHMANYAN, R
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (05) : 643 - 651
  • [4] FELCH SB, 1993, SOLID STATE TECHNOL, V36, P45
  • [5] A MODEL FOR BORON SHORT-TIME ANNEALING AFTER ION-IMPLANTATION
    HANE, M
    MATSUMOTO, H
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (07) : 1215 - 1222
  • [6] VLSI PROCESS MODELING - SUPREM-III
    HO, CP
    PLUMMER, JD
    HANSEN, SE
    DUTTON, RW
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (11) : 1438 - 1453
  • [7] Kinoshita H., 1992, International Electron Devices Meeting 1992. Technical Digest (Cat. No.92CH3211-0), P165, DOI 10.1109/IEDM.1992.307333
  • [8] Klein K. M., 1990, International Electron Devices Meeting 1990. Technical Digest (Cat. No.90CH2865-4), P745, DOI 10.1109/IEDM.1990.237093
  • [9] FURNACE AND RAPID THERMAL ANNEALING OF P+/N JUNCTIONS IN BF2+-IMPLANTED SILICON
    LUNNON, ME
    CHEN, JT
    BAKER, JE
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1985, 132 (10) : 2473 - 2475
  • [10] POISSON-BASED ANALYSIS OF SPREADING RESISTANCE PROFILES
    MAZUR, RG
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1992, 10 (01): : 397 - 407