0.5-V analog circuit techniques and their application in OTA and filter design

被引:367
作者
Chatterjee, S [1 ]
Tsividis, Y [1 ]
Kinget, P [1 ]
机构
[1] Columbia Univ, Dept Elect Engn, New York, NY 10027 USA
关键词
active filters; analog integrated circuits; body bias; low voltage; operational amplifiers; varactors;
D O I
10.1109/JSSC.2005.856280
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present design techniques that make possible the operation of analog circuits with very low, supply voltages, down to 0.5 V. We use operational transconductance amplifier (OTA) and filter design as a vehicle to introduce these techniques. Two OTAs, one with body inputs and the other with gate inputs, are designed. Biasing strategies to maintain common-mode voltages and attain maximum signal swing over process, voltage, and temperature are proposed. Prototype chips were fabricated in a 0.18-mu m CMOS process using standard 0.5-V V-T devices. The body-input OTA has a measured 52-dB DC gain, a 2.5-MHz gain-bandwidth, and consurnes 110 mu W. The gate-input OTA has a measured 62-dB DC gain (with automatic gain-enhancement), a 10-MHz gain-bandwidth, and consumes 75 mu W. Design techniques for active-RC filters are also presented. Weak-inversion MOS varactors are proposed and modeled. These are used along with 0.5-V gate-input OTAs to design a fully integrated, 135-kHz fifth-order elliptic low-pass filter. The prototype chip in a 0.18-mu m CMOS process with VT of 0.5-V also includes an on-chip phase-locked loop for tuning. The 1-mm(2) chip has a measured dynamic range of 57 dB and draws 2.2 mA from the 0.5-V supply.
引用
收藏
页码:2373 / 2387
页数:15
相关论文
共 24 条
[1]   AN ELLIPTIC CONTINUOUS-TIME CMOS FILTER WITH ON-CHIP AUTOMATIC TUNING [J].
BANU, M ;
TSIVIDIS, Y .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (06) :1114-1121
[2]   LOW-VOLTAGE BALANCED TRANSCONDUCTOR WITH HIGH INPUT COMMON-MODE REJECTION [J].
BASCHIROTTO, A ;
REZZI, F ;
CASTELLO, R .
ELECTRONICS LETTERS, 1994, 30 (20) :1669-1671
[3]   Designing 1-V OP amps using standard digital CMOS technology [J].
Blalock, BJ ;
Allen, PE ;
Rincon-Mora, GA .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (07) :769-780
[4]  
BULT K, 2000, P EUR SOL STAT CIRC, P11
[5]  
Chatterjee S, 2005, 2005 Symposium on VLSI Circuits, Digest of Technical Papers, P272
[6]   A 0.5-V bulk-input fully differential operational transconductance amplifier [J].
Chatterjee, S ;
Tsividis, Y ;
Kinget, P .
ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, :147-150
[7]  
CHATTERJEE S, 2004, IEEE INT SOL STAT CI, P506
[8]   Back-gate forward bias method for low-voltage CMOS digital circuits [J].
Chen, MJ ;
Ho, JS ;
Huang, TH ;
Yang, CH ;
Jou, YN ;
Wu, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (06) :904-910
[9]   A 1.3V Op/amp in standard 0.7 mu m CMOS with constant g(m) and rail-to-rail input and output stages. [J].
Ferri, G ;
Sansen, W .
1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 :382-383
[10]  
GHAUSI MS, 1968, INTRO DISTRIBUTED PA