Physics-based simulation of buffer-trapping effects on slow current transients and current collapse in GaN field effect transistors

被引:82
作者
Horio, K
Yonemoto, K
Takayanagi, H
Nakano, H
机构
[1] Faculty of Systems Engineering, Shibaura Institute of Technology, Minuma-ku, Saitama 337-8570
关键词
D O I
10.1063/1.2141653
中图分类号
O59 [应用物理学];
学科分类号
摘要
Two-dimensional transient analyses of GaN metal-semiconductor field effect transistors (MESFETs) are performed in which a three level compensation model is adopted for a semi-insulating buffer layer, where a shallow donor, a deep donor, and a deep acceptor are included. Quasipulsed current-voltage (I-V) curves are derived from the transient characteristics and are compared with steady-state I-V curves. It is shown that when the drain voltage V-D is raised abruptly, the drain current I-D overshoots the steady-state value, and when V-D is lowered abruptly, I-D remains at a low value for some periods, showing drain-lag behavior. These are explained by the deep donor's electron capturing and electron emission processes quantitatively. The drain lag could be a major cause of current collapse, although some gate lag is also seen due to the buffer layer. The current collapse is shown to be more pronounced when the deep-acceptor density in the buffer layer is higher and when an off-state drain voltage is higher, because the change of ionized deep-donor density becomes larger and hence the trapping effects become more significant. It is suggested that to minimize the current collapse in GaN-based FETs, an acceptor density in a semi-insulating layer should be made low, although the current cutoff behavior may be degraded. (c) 2005 American Institute of Physics.
引用
收藏
页数:7
相关论文
共 21 条
[1]   Trapping effects in GaN and SiC microwave FETs [J].
Binari, SC ;
Klein, PB ;
Kazior, TE .
PROCEEDINGS OF THE IEEE, 2002, 90 (06) :1048-1058
[2]   Simulation of gate lag and current collapse in GaN heterojunction field effect transistors [J].
Braga, N ;
Mickevicius, R ;
Gaska, R ;
Shur, M ;
Khan, MA ;
Simin, G .
2004 IEEE CSIC SYMPOSIUM, TECHNICAL DIGEST 2004: 26TH ANNIVERSARY: COMPOUNDING YOUR CHIPS IN MONTEREY, 2004, :287-290
[3]   Monte Carlo simulation of electron transport in the III-nitride wurtzite phase materials system: Binaries and ternaries [J].
Farahmand, M ;
Garetto, C ;
Bellotti, E ;
Brennan, KF ;
Goano, M ;
Ghillino, E ;
Ghione, G ;
Albrecht, JD ;
Ruden, PP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (03) :535-542
[4]   Buffer-trapping effects on drain lag and power compression in GaNFET [J].
Horio, K ;
Yonemoto, K .
Physica Status Solidi C - Conferences and Critical Reviews, Vol 2, No 7, 2005, 2 (07) :2635-2638
[5]   2-DIMENSIONAL SIMULATIONS OF DRAIN-CURRENT TRANSIENTS IN GAAS-MESFETS WITH SEMIINSULATING SUBSTRATES COMPENSATED BY DEEP LEVELS [J].
HORIO, K ;
FUSEYA, Y .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (08) :1340-1346
[6]   Two-dimensional analysis of surface-state effects on turn-on characteristics in GaAs MESFET's [J].
Horio, K ;
Yamada, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (04) :648-655
[7]   Numerical analysis of slow current transients and power compression in GaAsFETs [J].
Kazami, Y ;
Kasai, D ;
Horio, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (11) :1760-1764
[8]   CURRENT-VOLTAGE CHARACTERISTIC COLLAPSE IN ALGAN/GAN HETEROSTRUCTURE INSULATED GATE FIELD-EFFECT TRANSISTORS AT HIGH DRAIN BIAS [J].
KHAN, MA ;
SHUR, MS ;
CHEN, QC ;
KUZNIA, JN .
ELECTRONICS LETTERS, 1994, 30 (25) :2175-2176
[9]   Observation of deep traps responsible for current collapse in GaN metal-semiconductor field-effect transistors [J].
Klein, PB ;
Freitas, JA ;
Binari, SC ;
Wickenden, AE .
APPLIED PHYSICS LETTERS, 1999, 75 (25) :4016-4018
[10]   Slow transients observed in AlGaN/GaN HFETs:: Effects of SiNx passivation and UV illumination [J].
Koley, G ;
Tilak, V ;
Eastman, LF ;
Spencer, MG .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (04) :886-893