Chip-set for video display of multimedia information

被引:26
作者
Jaspers, EGT
de With, PHN
机构
[1] Philips Res Labs, NL-5656 AA Eindhoven, Netherlands
[2] Univ Mannheim, Fac Comp Engn, D-68131 Mannheim, Germany
关键词
video processing architecture; multiwindow TV; HW/SW co-design; programmable hardware; dynamic data-flow;
D O I
10.1109/30.793577
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present a chip-set for digital video processing in a consumer television receiver or set-top box. Key aspects of the chip-set are a high flexibility and programmability of multi-window features with multiple Teletext (TXT) pages, Internet pages and video processing up to three live windows. The chip-set contains a microcontroller with peripherals featuring a.o. pixel-based graphics (GFX) and telecommunication interfaces. The second chip is a video processor containing a number of flexible coprocessors for horizontal and vertical scaling, sharpness enhancement, adaptive temporal noise reduction, blending of graphics, mixing of multiple video streams, and 100 Hz up-conversion.
引用
收藏
页码:706 / 715
页数:10
相关论文
共 8 条
[1]  
[Anonymous], 1974, INFORM PROCESSING
[2]  
DEWITH PHN, 1999, UNPUB IEEE T CON SEP
[3]  
JANSSEN JGW, 1997, IEE P INT C IM P APP, V2, P771
[4]   A flexible heterogeneous video processor system for television applications [J].
Jaspers, EGT ;
de With, PHN ;
Janssen, JGWM .
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (01) :1-12
[5]  
JASPERS EGT, 1997, IEE P INT C IM P APP, V1, P269
[6]  
LEIJTEN JAJ, 1998, THESIS EINDHOVEN U T
[7]  
*OMI, 1994, 324 OMI
[8]  
STEINFATT O, 1999, ICCE 99 C JUN