A log-polar image sensor fabricated in a standard 1.2-mu m ASIC CMOS process

被引:15
作者
Wodnicki, R [1 ]
Roberts, GW [1 ]
Levine, MD [1 ]
机构
[1] MCGILL UNIV,DEPT ELECT ENGN,MONTREAL,PQ H3A 2A7,CANADA
基金
加拿大自然科学与工程研究理事会;
关键词
biological system modeling; image sensor; mixed analog-digital integrated circuits;
D O I
10.1109/4.604087
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A CMOS log-polar or foveated image sensor for use in mobile robotic and machine vision applications has been designed, fabricated, and tested. The sensor benefits from a high degree of integration, minimal power consumption, and ease of manufacture due to the use of a standard 1.2-mu m ASIC CMOS process. The sensor if composed of two distinct CMOS images arrays which together solve the problem of obtaining good image resolution over a wide field of view. High resolution sensing is accomplished with a 40 x 40 array of individual pixels each measuring 9.6 mu m on a side. A wide field of view is provided by an array of 64 x 16 pixels arranged on a log-polar grid. The maximum measured dynamic range for the fabricated log-polar array is 46 dB, while the lowest observed fixed-pattern noise is 0.5% of saturation. Combined power consumption of both arrays is under 2 mW when operating from a single 5-V supply at a frame rat of 30 frames/s.
引用
收藏
页码:1274 / 1277
页数:4
相关论文
共 11 条
[1]  
BOLDUC M, 1995, RES COMPUTER ROBOT V
[2]  
Chen K., 1990, Proceedings. 10th International Conference on Pattern Recognition (Cat. No.90CH2898-5), P286, DOI 10.1109/ICPR.1990.119371
[3]   INTEGRATED ARRAYS OF SILICON PHOTODETECTORS FOR IMAGE SENSING [J].
DYCK, RH ;
WECKLER, GP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1968, ED15 (04) :196-&
[4]   Programmable multiresolution CMOS active pixel sensor [J].
Panicacci, R ;
Kemeny, S ;
Matthies, L ;
Pain, B ;
Fossum, ER .
SOLID STATE SENSOR ARRAYS AND CCD CAMERAS, 1996, 2654 :72-79
[5]  
PARDO F, 1996, P ISCAS, V1, P373
[6]  
RENSHAW D, 1990, P IEEE 1990 CUST INT
[7]  
RICQUIER N, 1994, P SOC PHOTO-OPT INS, V2172, P2, DOI 10.1117/12.172755
[8]  
TREMBLAY M, 1993, P IEEE 1993 CUST INT
[9]  
VANDERSPIEGEL J, 1989, ANALOG VLSI NEURAL N
[10]  
WODNICKI R, 1995, P IEEE 1995 CUST INT