Optimization of tribological properties of silicon dioxide during the chemical mechanical planarization process

被引:38
作者
Sikder, AK [1 ]
Giglio, F
Wood, J
Kumar, A
Anthony, M
机构
[1] Univ S Florida, Coll Engn, Ctr Microelect Res, Tampa, FL 33620 USA
[2] Univ S Florida, Dept Mech Engn, Tampa, FL 33620 USA
基金
美国国家科学基金会;
关键词
CMP; semiconductor; acoustic emission; coefficient of friction;
D O I
10.1007/s11664-001-0168-y
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Chemical mechanical planarization (CMP) has been proved to achieve excellent global and local planarity, and, as feature sizes shrink, the use of CMP will be critical for planarizing multilevel structures. Understanding the tribological properties of a dielectric layer in the CMP process is critical for successful evaluation and implementation of the materials. In this paper, we present the tribological properties of silicon dioxide during the CMP process. A CMP tester was used to study the fundamental aspects of the CMP process. The accessories of the CMP tester were first optimized for the reproducibility of the results. The coefficient of friction (COF) was measured during the process and was found to decrease with both down pressure and platen rotation. An acoustic sensor attached to this tester is used to detect endpoint, delamination, and uniformity. The effects of machine parameters on the polishing performance and the correlation of physical phenomena with the process have been discussed.
引用
收藏
页码:1520 / 1526
页数:7
相关论文
共 18 条
[1]  
ALEXANDER E, 1998, SEMICOND INT, V21, P65
[2]   CHEMICAL-MECHANICAL POLISHING IN SEMIDIRECT CONTACT MODE [J].
BHUSHAN, M ;
ROUSE, R ;
LUKENS, JE .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1995, 142 (11) :3845-3851
[3]  
DeJule R., 1997, Semiconductor International, V20, P54
[4]  
JAIRATH R, 1994, SOLID STATE TECHNOL, V37, P71
[5]   Process optimization and integration for silicon oxide intermetal dielectric planarized by chemical mechanical polish [J].
Lin, CF ;
Tseng, WT ;
Feng, MS .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1999, 146 (05) :1984-1990
[6]  
Marbeiter T., 1998, Semiconductor International, V21, P76
[7]   Copper metallization for advanced IC: requirements and technological solutions [J].
Morand, Y .
MICROELECTRONIC ENGINEERING, 2000, 50 (1-4) :391-401
[8]   Wafer scale variation of planarization length in chemical mechanical polishing [J].
Oji, C ;
Lee, B ;
Ouma, D ;
Smith, T ;
Yoon, J ;
Chung, J ;
Boning, D .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2000, 147 (11) :4307-4312
[9]  
Park T., 2000, P CMP MIC SANT CLAR, P196
[10]  
Reynolds J, 1998, SOLID STATE TECHNOL, V41, P39