The superthreaded processor architecture

被引:61
作者
Tsai, JY
Huang, J
Amlo, C
Lilja, DJ
Yew, PC
机构
[1] Hewlett Packard Corp, Performance Delivery Lab, Cupertino, CA 95014 USA
[2] Univ Minnesota, Dept Comp Sci & Engn, Minneapolis, MN 55455 USA
[3] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA
基金
美国国家科学基金会;
关键词
multithreading; run-time dependence checking; speculation; compilers; performance evaluation;
D O I
10.1109/12.795219
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The common single-threaded execution model limits processors to exploiting only the relatively small amount of instruction-level parallelism available in application programs. The superthreaded processor, on the other hand, is a concurrent multithreaded architecture (CMA) that can exploit the multiple granularities of parallelism available in general-purpose application programs. Unlike other CMAs that rely primarily on hardware for run-time dependence detection and speculation, the superthreaded processor combines compiler-directed thread-level speculation of control and data dependences with run-time data dependence verification hardware. This hybrid of a superscalar processor and a multiprocessor-on-a-chip can utilize many of the existing compiler techniques used in traditional parallelizing compilers developed for multiprocessors. Additional unique compiler techniques, such as the conversion of data speculation into control speculation, are also introduced to generate the superthreaded code and to enhance the parallelism between threads. A detailed execution-driven simulator is used to evaluate the performance potential of this new architecture. It is found that a superthreaded processor can achieve good performance on complex application programs through this close coupling of compile-time and run-time information.
引用
收藏
页码:881 / 902
页数:22
相关论文
共 23 条
[1]  
Burger D, 1997, 1342 U WISC MAD COMP
[2]  
BUTLER M, 1991, ACM COMP AR, V19, P276, DOI 10.1145/115953.115980
[3]  
Ding-Kai Chen, 1994, Proceedings of the 1994 International Conference on Parallel Processing, P24
[4]  
Dubey P. K., 1995, Parallel Architectures and Compilation Techniques. Proceedings of the IFIP WG10.3 Working Conference. PACT'95, P109
[5]  
Fillo M., 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture (Cat. No.95TB100012), P146, DOI 10.1109/MICRO.1995.476822
[6]  
FRANKLIN M, 1992, ACM COMP AR, V20, P58, DOI 10.1145/146628.139703
[7]  
HIRATA H, 1992, ACM COMP AR, V20, P136, DOI 10.1145/146628.139710
[8]   An efficient strategy for developing a simulator for a novel concurrent multithreaded processor architecture [J].
Huang, J ;
Lilja, DJ .
SIXTH INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, PROCEEDINGS, 1998, :185-191
[9]  
Johnson Mike, 1991, Superscalar Microprocessor Design
[10]  
LAM MS, 1992, ACM COMP AR, V20, P46, DOI 10.1145/146628.139702