Effects of post-deposition anneal on the electrical properties of Si3N4 gate dielectric

被引:13
作者
Lin, WH [1 ]
Pey, KL
Dong, Z
Choi, SYM
Zhou, MS
Ang, TC
Ang, CH
Lau, WS
Ye, JH
机构
[1] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 119260, Singapore
[2] Chartered Semicond Mfg Ltd, Dept Technol Dev, Singapore 738406, Singapore
[3] Natl Univ Singapore, Inst Mat Res & Engn, Singapore 119260, Singapore
关键词
dangling bond; silicon nitride; time-dependent dielectric breakdown (TDDB); X-ray photoelectronic spectroscopy (XPS);
D O I
10.1109/55.988812
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Effects of postdeposition anneal of chemical vapor deposited silicon nitride are studied. The Si3N4 films were in situ annealed in either H-2(2%)/O-2 at 950 degreesC or N2O at 950 degreesC in a rapid thermal oxidation system. It is found that an interfacial oxide was grown at the Si3N4/Si interface by both postdeposition anneal conditions. This was confirmed by thickness measurement and X-ray photoelectronic spectroscopy (XPS) analysis. The devices with H-2(2%)/O-2 anneal exhibit a lower gate leakage current and improved reliability compared to that of N2O anneal. This improvement is attributed to a greater efficiency of generating atomic oxygen in the presence of a small amount of hydrogen, leading to the elimination of structural defects in the as-deposited Si3N4 film by the atomic oxygen. Good drivability is also demonstrated on a 0.12 mum n-MOSFET device.
引用
收藏
页码:124 / 126
页数:3
相关论文
共 11 条
[1]   Bonding structure and characteristics of defects of near-stoichiometric silicon nitride films [J].
Hasegawa, S ;
Ikeda, M ;
Inokuma, T ;
Kurata, Y .
JOURNAL OF APPLIED PHYSICS, 1996, 80 (05) :2896-2903
[2]  
LIDE DR, 1997, HDB CHEM PHYSICS
[3]  
Luo T.Y., 2000, IEEE ELECTR DEVICE L, V21, P382
[4]   Making silicon nitride film a viable gate dielectric [J].
Ma, TP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (03) :680-690
[5]   Interfacial properties of ultrathin pure silicon nitride formed by remote plasma enhanced chemical vapor deposition [J].
Misra, V ;
Lazar, H ;
Wang, Z ;
Wu, Y ;
Niimi, H ;
Lucovsky, G ;
Wortman, JJ ;
Hauser, JR .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1999, 17 (04) :1836-1839
[6]   Ultra thin (<20Å) CVD Si3N4 gate dielectric for deep-sub-micron CMOS devices [J].
Song, SC ;
Luan, HF ;
Chen, YY ;
Gardner, M ;
Fulford, J ;
Allen, M ;
Kwong, DL .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :373-376
[7]  
SONG SC, 1999, VLSI TECH S DIG, P137
[8]   CMOS scaling into the nanometer regime [J].
Taur, Y ;
Buchanan, DA ;
Chen, W ;
Frank, DJ ;
Ismail, KE ;
Lo, SH ;
SaiHalasz, GA ;
Viswanathan, RG ;
Wann, HJC ;
Wind, SJ ;
Wong, HS .
PROCEEDINGS OF THE IEEE, 1997, 85 (04) :486-504
[9]  
WALLGREN H, 1970, ACTIONS ALCOHOL, V1, P17
[10]   The performance and reliability of PMOSFET's with ultrathin silicon nitride/oxide stacked gate dielectrics with nitrided Si-SiO2 interfaces prepared by remote plasma enhanced CVD and post-deposition rapid thermal annealing [J].
Wu, Y ;
Lucovsky, G ;
Lee, YM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (07) :1361-1369