A two-path bandpass Sigma Delta modulator for digital IF extraction at 20 MHz

被引:66
作者
Ong, AK
Wooley, BA
机构
[1] Center for Integrated Systems, Stanford University, Stanford
[2] University of California, Berkeley, CA
[3] Stanford University, Stanford, CA
[4] Lawrence Livermore Natl. Laboratory, Livermore, CA
[5] Toshiba Corporation, Kawasaki
[6] Phi Beta Kappa, Eta Kappa Nu
关键词
analog-digital conversion; IF systems; mixed analog-digital integrated circuits; N-path filters; radio receivers; resonator filters; sampled data circuits; sigma-delta modulation; switched-capacitor circuits;
D O I
10.1109/4.643650
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Oversampled bandpass A/D converters based on sigma-delta (Sigma Delta) modulation can be used to robustly digitize the types of narrowband intermediate frequency (IF) signals that arise in radios and cellular systems, This paper proposes a two-path architecture for a fourth-order, bandpass modulator that is more tolerant of analog circuit limitations at high sampling speeds than conventional implementations based on the use of switched-capacitor biquadratic filters, An experimental prototype employing the two-path topology has been integrated in a 0.6-mu m, single-poly, triple-metal CMOS technology with capacitors synthesized from a stacked metal structure. Two interleaved paths clocked at 40 MHz digitize a 200-kHz bandwidth signal centered at 20 MHz with 75 dB of dynamic range while suppressing the undesired mirror image signal by 42 dB, At low input signal levels, the mixing of spurious tones at de and f(s)/2 with the input appears to degrade the performance of the modulator; out-of-band sinusoidal dither is shown to be an effective means of avoiding this degradation, The experimental modulator dissipates 72 mW from a 3.3 V supply.
引用
收藏
页码:1920 / 1934
页数:15
相关论文
共 33 条
[1]  
ACAMPORA A, 1966, RCA REV, V27, P245
[2]   TECHNOLOGICAL DESIGN CONSIDERATIONS FOR MONOLITHIC MOS SWITCHED-CAPACITOR FILTERING SYSTEMS [J].
ALLSTOT, DJ ;
BLACK, WC .
PROCEEDINGS OF THE IEEE, 1983, 71 (08) :967-986
[3]   A BROAD-BAND UHF MIXER EXHIBITING HIGH IMAGE REJECTION OVER A MULTIDECADE BASEBAND FREQUENCY-RANGE [J].
ARCHER, JW ;
GRANLUND, J ;
MAUZY, RE .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1981, 16 (04) :385-392
[4]   A PROGRAMMABLE GAIN LOSS CIRCUIT [J].
BABANEZHAD, JN ;
GREGORIAN, R .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (06) :1082-1090
[5]   AN 80-MSAMPLE/S VIDEO SWITCHED-CAPACITOR FILTER USING A PARALLEL BIQUADRATIC STRUCTURE [J].
BERG, SK ;
HURST, PJ ;
LEWIS, SH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (08) :898-905
[6]   THE DESIGN OF SIGMA-DELTA MODULATION ANALOG-TO-DIGITAL CONVERTERS [J].
BOSER, BE ;
WOOLEY, BA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (06) :1298-1308
[7]   A 50-MHZ MULTIBIT SIGMA-DELTA MODULATOR FOR 12-B 2-MHZ A/D CONVERSION [J].
BRANDT, BP .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (12) :1746-1756
[8]  
Carlson A.B., 1986, COMMUNICATION SYSTEM, V3rd
[9]   A 10-B, 20 M-SAMPLE/S, 35-MW PIPELINE A/D CONVERTER [J].
CHO, TB ;
GRAY, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (03) :166-172
[10]   AN 8-B 85-MS/S PARALLEL PIPELINE A/D CONVERTER IN 1-MU-M CMOS [J].
CONROY, CSG ;
CLINE, DW ;
GRAY, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (04) :447-454