A 10-B, 20 M-SAMPLE/S, 35-MW PIPELINE A/D CONVERTER

This paper describes a 10 b, 20 Msample/s pipeline AID converter implemented in 1.2 mu m CMOS technology which achieves a power dissipation of 35 mW at full speed operation, Circuit techniques used to achieve this level of power dissipation include digital correction to allow the use of dynamic comparators, and optimum scaling of capacitor values through the pipeline, Also, to be compatible with low voltage mixed-signal system environments, a switched capacitor (SC) circuit in each pipeline stage is implemented and operated at 3.3 V with a new high-speed, low-voltage operational amplifier and charge pump circuits, Measured performance includes 0.6 LSB of INL, 59.1 dB of SNDR (Signal-to-Noise-plus-Distortion-Ratio) for 100 kHz input at 20 Msample/s, At Nyquist sampling (10 MHz input), SNDR is 55.0 dB, Differential input range is +/- V, and measured input referred RMS noise is 220 mu V. The power dissipation at 1 MS/s is below 3 mW with 58 dB of SNDR.