Implementation of a Gallium Arsenide multichip digital circuit operating at 500-1000 MHz clock rates using a Si/Cu/SiO2 MCM-D technology

被引:5
作者
Gilbert, BK
Randall, BA
Donham, BL
Schwab, DJ
Benson, DC
Tuckerman, DB
Goodwin, WP
机构
[1] RICHLAND COLL,DEPT ENGN TECHNOL,DALLAS,TX 75231
[2] NCHIP FLEXTRON,SAN JOSE,CA 95131
[3] E SYST GREENVILLE DIV,GREENVILLE,TX 75402
来源
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING | 1997年 / 20卷 / 01期
关键词
digital signal processors; Gallium Arsenide integrated circuits; high clock rates; multichip modules; power plane noise; signal integrity; waveform conformation;
D O I
10.1109/96.554517
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Two different deposited multichip modules (MCM's) were fabricated in nCHIP's nC3000 Si/Cu/SiO2 process, The first of these MCM's was a passive test coupon containing a variety of microstrip and stripline transmission line structures, allowing the measurement of de and ac signal amplitude losses in long conductors, as well as assessments of crosstalk and reflections as functions of line dimensions and spacings, The second MCM incorporated sixteen Gallium Arsenide (GaAs) integrated circuits, all designed to work together at clock rates in the hundreds of MHz; all components were attached, face up, with an aluminum wire bonding process. The design, fabrication, assembly and test processes for these modules will be described, as well as the lessons learned about this MCM process for the design of subsystems up to the high hundreds of MHz clock rates.
引用
收藏
页码:17 / 26
页数:10
相关论文
共 11 条
[1]  
BRAITHWAITE NE, 1992, P SURF MOUNT INT S A, P67
[2]  
Gilbert B. K., 1992, International Journal of Microcircuits and Electronic Packaging, V15, P171
[3]  
Gilbert B. K., 1993, Journal of Microelectronic Systems Integration, V1, P143
[4]   WAVE MODEL SOLUTION TO THE GROUND POWER PLANE NOISE PROBLEM [J].
LEI, GT ;
TECHENTIN, RW ;
HAYES, PR ;
SCHWAB, DJ ;
GILBERT, BK .
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1995, 44 (02) :300-303
[5]  
RANDALL B, 1909, P INT ELECTRON PACKA, V1, P615
[6]   A chips-first multichip module implementation of passive and active test coupons utilizing Texas Instruments' high density interconnect technology [J].
Schaefer, TM ;
Kacines, JJ ;
Randall, BA ;
Roszel, LE ;
Fokken, GJ ;
Walter, D ;
Schwab, DJ ;
Mowatt, L ;
Gilbert, BK .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1996, 19 (02) :403-416
[7]  
STEPHANSEN S, 1990, P WESCON 90 NOV 15, P728
[8]  
STEPHANSON S, 1990, P NORTHC OCT 9 1, P173
[9]  
Takken T., 1993, Proceedings 1993 IEEE Multi-Chip Module Conference MCMC-93 (Cat. No.93CH3224-3), P79, DOI 10.1109/MCMC.1993.302147
[10]  
THOMPSON RL, 1996, P IEEE MULT MOD C MC