共 4 条
[1]
BEN I, 2006, IEDM, P573
[2]
A capacitor-less DRAM cell on 75nm gate length, 16nm thin fully depleted SOI device for high density embedded memories
[J].
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST,
2004,
:277-280
[3]
*SILV INT, 2002, ATLAS US MAN
[4]
TANAKA T, 2006, IEDM, P573