Application of combined thermal and electrical simulation for optimization of deep submicron interconnection systems

被引:4
作者
Streiter, R [1 ]
Wolf, H
Zhu, Z
Xiao, X
Gessner, T
机构
[1] Chemnitz Univ Technol, Ctr Microtechnol, D-09107 Chemnitz, Germany
[2] Fraunhofer Inst Reliabil & Microintegrat, Dept Micro Devices & Equipment, D-09126 Chemnitz, Germany
[3] Fudan Univ, Dept Elect Engn, Shanghai 2000433, Peoples R China
关键词
interconnects; simulation; Joule heating; electromigration; copper; low-k;
D O I
10.1016/S0167-9317(01)00579-2
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The thermal and the electrical behavior of interconnects for the 100 mn and the 50 nm technology node have been investigated with regard to the application of advanced dielectric materials. Their low thermal conductivity causes different design limitations for dc and ac carrying interconnects. The maximum possible current density of dc lines is determined by a self-consistent approach considering both Joule heating and electromigration (EM). The temperature of signal lines is related to the position-dependent current density. Temperature increase of less than 20 K is found near the front end of the interconnects. At high frequencies transient electrical behavior is strongly influenced by parasitic line capacitance and inductance. The effect on line temperature is simulated. (C) 2002 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:39 / 49
页数:11
相关论文
共 12 条
[1]   Multiobjective optimization of VLSI interconnect parameters [J].
Anand, MB ;
Shibata, H ;
Kakumu, M .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (12) :1252-1261
[2]  
Banerjee K., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P885, DOI 10.1109/DAC.1999.782207
[3]  
CUNNINGHAM JA, 2000, SEMICONDUCTOR IN APR, P95
[4]   The conductivity of thin metallic films according to the electron theory of metals [J].
Fuchs, K .
PROCEEDINGS OF THE CAMBRIDGE PHILOSOPHICAL SOCIETY, 1938, 34 :100-108
[5]  
HRUBESH LW, 1993, J MATER RES, V8, P1763
[6]   Self-consistent solutions for allowed interconnect current density .1. Implications for technology evolution [J].
Hunter, WR .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (02) :304-309
[7]  
Khatri S. P., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P491, DOI 10.1109/DAC.1999.781365
[8]   PROJECTING INTERCONNECT ELECTROMIGRATION LIFETIME FOR ARBITRARY CURRENT WAVE-FORMS [J].
LIEW, BK ;
CHEUNG, NW ;
HU, C .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (05) :1343-1351
[9]  
*SEM IND ASS SAN J, 2000, INT TECHN ROADM SEM
[10]  
*SEMATECH, 1999, P SEMATECH ULTR LOW