An analytic potential model for symmetric and asymmetric DG MOSFETs

被引:152
作者
Lu, HX [1 ]
Taur, Y [1 ]
机构
[1] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA
关键词
analytic potential model; compact model; double-gate (DG) MOSFET;
D O I
10.1109/TED.2006.872093
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an analytic potential model for long-channel symmetric and asymmetric double-gate (DG) MOSFETs. The model is derived rigorously from the exact solution to Poisson's and current continuity equation without the charge-sheet approximation. By preserving the proper physics, volume inversion in the subthreshold region is well accounted for in the model. The resulting analytic expressions of the drain-current, terminal charges, and capacitances for long-channel DG MOSFETs are continuous in all operation regions, i.e., linear, saturation, and subthreshold, making it suitable for compact modeling. As no fitting parameters are invoked throughout the derivation, the model is physical and predictive. All parameter formulas are validated by two-dimensional numerical simulations with excellent agreement. The model has been implemented in Simulation Program with Integrated Circuit Emphasis version 3 (SPICE3), and the feasibility is demonstrated by the transient analysis of sample CMOS circuits.
引用
收藏
页码:1161 / 1168
页数:8
相关论文
共 9 条
[1]   CHARGE-SHEET MODEL OF MOSFET [J].
BREWS, JR .
SOLID-STATE ELECTRONICS, 1978, 21 (02) :345-355
[2]  
CHAN M, 2004, P NAN C TRAD SHOW MA, V2, P108
[3]   A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation [J].
Cheng, YH ;
Jeng, MC ;
Liu, ZH ;
Huang, JH ;
Chan, MS ;
Chen, K ;
Ko, PK ;
Hu, CM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (02) :277-287
[4]   A physical compact model of DG MOSFET for mixed-signal circuit applications - Part I: Model description [J].
Pei, G ;
Ni, WP ;
Kammula, AV ;
Minch, BA ;
Kan, ECC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (10) :2135-2143
[5]   A unified model for partial-depletion and full-depletion SOI circuit designs: Using BSIMPD as a foundation [J].
Su, P ;
Fung, SKH ;
Wyatt, PW ;
Wan, H ;
Chan, MS ;
Niknejad, AM ;
Hu, CM .
PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, :241-244
[6]   A continuous, analytic drain-current model for DG MOSFETs [J].
Taur, Y ;
Liang, XP ;
Wang, W ;
Lu, HX .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (02) :107-109
[7]   Analytic solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETs [J].
Taur, Y .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (12) :2861-2869
[8]  
Tsividis Y., 1999, OPERATION MODELING M, V2nd
[9]   CHARGE-ORIENTED MODEL FOR MOS-TRANSISTOR CAPACITANCES [J].
WARD, DE ;
DUTTON, RW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (05) :703-708