System level hardware/software partitioning based on simulated annealing and tabu search

被引:159
作者
Eles, P [1 ]
Peng, Z [1 ]
Kuchcinski, K [1 ]
Doboli, A [1 ]
机构
[1] TECH UNIV TIMISOARA, DEPT COMP SCI & ENGN, RO-1900 TIMISOARA, ROMANIA
关键词
hardware/software partitioning; co-synthesis; iterative improvement heuristics; simulated annealing; tabu search;
D O I
10.1023/A:1008857008151
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents two heuristics for automatic hardware/software partitioning of system level specifications. Partitioning is performed at the granularity of blocks, loops, subprograms, and processes with the objective of performance optimization with a limited hardware and software cost. We define the metric values for partitioning and develop a cost function that guides partitioning towards the desired objective. We consider minimization of communication cost and improvement of the overall parallelism as essential criteria during partitioning. Two heuristics for hardware/software partitioning, formulated as a graph partitioning problem, are presented: one based on simulated annealing and the other on tabu search. Results of extensive experiments, including real-life examples, show the clear superiority of the tabu search based algorithm.
引用
收藏
页码:5 / 32
页数:28
相关论文
共 40 条
  • [1] Adams J. K., 1995, Proceedings of the Eighth International Symposium on System Synthesis (IEEE Cat. No.95TH8050), P10, DOI 10.1109/ISSS.1995.520606
  • [2] PROCESSOR RECONFIGURATION THROUGH INSTRUCTION-SET METAMORPHOSIS
    ATHANAS, PM
    SILVERMAN, HF
    [J]. COMPUTER, 1993, 26 (03) : 11 - 18
  • [3] BARROS E, 1994, EURO-DAC '94 WITH EURO-VHDL 94, PROCEEDINGS, P220
  • [4] Design of an optimal loosely coupled heterogeneous multiprocessor system
    Bender, A
    [J]. EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 275 - 281
  • [5] BENISMAIL T, 1995, COMPUTER FEB, P44
  • [6] BORIELLO G, 1996, NATO ASI 1995
  • [7] BUCHENRIEDER K, 1996, NATO ASI 1995
  • [8] BUCHENRIEDER K, 1995, CODESIGN COMPUTER AI
  • [9] Camposano R., 1996, Design Automation for Embedded Systems, V1, P5, DOI 10.1007/BF00134682
  • [10] Chou P. H., 1995, Proceedings of the Eighth International Symposium on System Synthesis (IEEE Cat. No.95TH8050), P22, DOI 10.1109/ISSS.1995.520608