Design considerations for CMOS near the limits of scaling

被引：36

作者：

Frank, DJ ^{[1
]}

Taur, Y ^{[1
]}

机构：

[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA

来源：

SOLID-STATE ELECTRONICS | 2002年 / 46卷 / 03期

关键词：

CMOS; scaling limits; tunneling currents; power dissipation; MOSFET design;

D O I：

10.1016/S0038-1101(01)00102-2

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

As MOSFETs reach the limits of scaling, a variety of physical and application-related constraints must be considered. This paper provides an overview of these constraints for conventional bulk-like MOSFET design, including two-dimensional effects due to short-channel length, tunneling currents through thin insulators and junctions, limitations on supply and threshold voltage reduction, dopant fluctuation effects, and overall system power dissipation requirements. We show that the end of scaling is different for different applications, depending especially on the leakage dissipation constraints. (C) 2002 Elsevier Science Ltd. All rights reserved.

引用

页码：315 / 320

页数：6

共 10 条

[1] Generalized scale length for two-dimensional effects in MOSFET's [J].

Frank, DJ ;

Taur, Y ;

Wong, HSP .

IEEE ELECTRON DEVICE LETTERS, 1998, 19 (10) :385-387

[2]

FRANK DJ, 1999, DEV RES C, P18

[3]

FRANK DJ, 1999, S VLSI TECHN, P169

[4]

FRANK DJ, 2000, ULIS 2000 WORKSH P L, P3

[5]

FRANK DJ, P 1997 INT S LOW POW, P317

[6] Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's [J].

Lo, SH ;

Buchanan, DA ;

Taur, Y ;

Wang, W .

IEEE ELECTRON DEVICE LETTERS, 1997, 18 (05) :209-211

[7]

Semiconductor Industry Association, 1999, INT TECHN ROADM SEM

[8] Reliability projection for ultra-thin oxides at low voltage [J].

Stathis, JH ;

DiMaria, DJ .

INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :167-170

[9] 25 nm CMOS design considerations [J].

Taur, Y ;

Wann, CH ;

Frank, DJ .

INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :789-792

[10] Nanoscale CMOS [J].

Wong, HSP ;

Frank, DJ ;

Solomon, PM ;

Wann, CHJ ;

Welser, JJ .

PROCEEDINGS OF THE IEEE, 1999, 87 (04) :537-570

← 1 →