A 0.9-μA standby current DSP core using improved ABC-MT-CMOS with charge pump circuit

被引:2
作者
Notani, H [1 ]
Koyama, M [1 ]
Mano, R [1 ]
Makino, H [1 ]
Matsuda, Y [1 ]
机构
[1] Mitsubishi Electr Corp, Syst LSI Dev Ctr, Itami, Hyogo 6648641, Japan
来源
2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2001年
关键词
D O I
10.1109/VLSIC.2001.934246
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 64-bit 80-MHz multimedia DSP core has been designed using 0.15-mum CMOS technology. An improved Auto-Backgate-Controlled MT-CMOS (ABC-MT-CMOS) circuit with a charge pump is adopted to suppress the standby leakage current. The dynamic active current of whole chip was simulated to optimize the size of the switch for the power supply control. The DSP core chip, which integrated 300-kgate Logic, 64-kbyte SRAM and charge pump circuit, has only 0.9-muA standby leakage current.
引用
收藏
页码:221 / 224
页数:2
相关论文
共 5 条
[1]   A 0.9V 150MHz 10mW 4mm(2) 2-D discrete cosine transform core processor with variable-threshold-voltage scheme [J].
Kuroda, T ;
Fujita, T ;
Mita, S ;
Nagamatu, T ;
Yoshioka, S ;
Sano, F ;
Norishima, M ;
Murota, M ;
Kako, M ;
Kinugawa, M ;
Kakumu, M ;
Sakurai, T .
1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 :166-167
[2]  
Makino H., 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215), P42, DOI 10.1109/VLSIC.1998.687997
[3]   1-V POWER-SUPPLY HIGH-SPEED DIGITAL CIRCUIT TECHNOLOGY WITH MULTITHRESHOLD-VOLTAGE CMOS [J].
MUTOH, S ;
DOUSEKI, T ;
MATSUYA, Y ;
AOKI, T ;
SHIGEMATSU, S ;
YAMADA, J .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (08) :847-854
[4]  
Shigematsu S, 1995, 1995 SYMPOSIUM ON VLSI CIRCUITS, P125, DOI 10.1109/VLSIC.1995.520717
[5]   The D30V/MPEG multimedia processor [J].
Takata, H ;
Watanabe, T ;
Nakajima, T ;
Takagaki, T ;
Sato, H ;
Mohri, A ;
Yamada, A ;
Kanamoto, T ;
Matsuda, Y ;
Iwade, S ;
Horiba, Y .
IEEE MICRO, 1999, 19 (04) :38-47