Fabrication of 30 nm T gates using SiNx as a supporting and definition layer

被引:15
作者
Chen, Y [1 ]
Edgar, D [1 ]
Li, X [1 ]
Macintyre, D [1 ]
Thoms, S [1 ]
机构
[1] Univ Glasgow, Dept Elect & Elect Engn, Nanoelectr Res Ctr, Glasgow G12 8QQ, Lanark, Scotland
来源
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B | 2000年 / 18卷 / 06期
关键词
D O I
10.1116/1.1321279
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new process has been developed to fabricate 30 nm T gates for high performance metal-semiconductor held effect transistors and high electron mobility transistors. The fabrication of short gate length T gates becomes increasingly difficult as the footwidth of the gate is made smaller and this is particularly true when the footwidth is less than 50 nm. In this process a thin SiNx layer is deposited on the substrate prior to the application of a bilayer of poly (methyl methacrylate)/Shipley UVIII resist. After resist patterning by electron beam lithography the nitride layer is etched at a low bias voltage that causes negligible substrate damage. This process step helps to define the gate footwidth and improves mechanical stability of the gate. The measured gate resistance was 375 Omega /mm. (C) 2000 American Vacuum Society. [S0734-211X(00)12206-1].
引用
收藏
页码:3521 / 3524
页数:4
相关论文
共 5 条
  • [1] Electron beam lithography process for T- and Γ-shaped gate fabrication using chemically amplified DUV resists and PMMA
    Chen, Y
    Macintyre, D
    Thoms, S
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1999, 17 (06): : 2507 - 2511
  • [2] Fabrication of T-shaped gates using UVIII chemically amplified DUV resist and PMMA
    Chen, Y
    Macintyre, D
    Thoms, S
    [J]. ELECTRONICS LETTERS, 1999, 35 (04) : 338 - 339
  • [3] CHEN Y, 1999, P MICR NAN ENG C ROM
  • [4] FABRICATION OF SUB-100-NM T GATES WITH SIN PASSIVATION LAYER
    NUMMILA, K
    TONG, M
    KETTERSON, AA
    ADESIDA, I
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1991, 9 (06): : 2870 - 2874
  • [5] SUEMITSU T, 1998, INT EL DEV M, V223