Design method of MTCMOS power switch for low-voltage high-speed LSIs

被引:32
作者
Mutoh, S [1 ]
Shigematsu, S [1 ]
Gotoh, Y [1 ]
Konaka, S [1 ]
机构
[1] NTT, Integrated Informat & Energy Syst Labs, Atsugi, Kanagawa 2430198, Japan
来源
PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999 | 1999年
关键词
D O I
10.1109/ASPDAC.1999.759726
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The design of the power switch which turns on and off power supply to the logic gates is essential to low-voltage high-speed circuit techniques such as multithreshold voltage CMOS (MTCMOS). This is because this switch influences the speed, area, and power of an low-voltage LSI. This paper describes the influences of the power switch on the circuit performance in detail, and proposes a systematic method for designing a power switch which takes them into consideration for the first time. The main feature of this method, called the average-current method, is the use of the average current consumed in an LSI to determine the power-switch size. This makes it easy for designers to determine the minimum size of the power-switch needed to satisfy the required speed, which results in minimizing the area penalty and the standby power. Useful analytical formula and the practical determination now are also described Measurement of an actual 0.25-mu m MTCMOS/SIMOX 290-Kgate LSI operating at 1 V confirmed the effectiveness of this method. This method well estimated the required power-switch width, and as a result it reduced the area penalty and standby current by about 80% compared to the conventional design scheme.
引用
收藏
页码:113 / 116
页数:4
相关论文
共 6 条
[1]  
KAWAGUCHI H, 1997, ISSCC
[2]   A 0.9-V, 150-MHz, 10-mW, 4 mm(2), 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme [J].
Kuroda, T ;
Fujita, T ;
Mita, S ;
Nagamatsu, T ;
Yoshioka, S ;
Suzuki, K ;
Sano, F ;
Norishima, M ;
Murota, M ;
Kako, M ;
Kinugawa, M ;
Kakumu, M ;
Sakurai, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (11) :1770-1779
[3]  
MAKINO H, 1998, VLSI CIRC
[4]   1-V POWER-SUPPLY HIGH-SPEED DIGITAL CIRCUIT TECHNOLOGY WITH MULTITHRESHOLD-VOLTAGE CMOS [J].
MUTOH, S ;
DOUSEKI, T ;
MATSUYA, Y ;
AOKI, T ;
SHIGEMATSU, S ;
YAMADA, J .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (08) :847-854
[5]   A 1-V multithreshold-voltage CMOS digital signal processor for mobile phone application [J].
Mutoh, S ;
Shigematsu, S ;
Matsuya, Y ;
Fukuda, H ;
Kaneko, T ;
Yamada, J .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (11) :1795-1802
[6]  
SAKIYAMA S, 1997, VLSI CIRC, P99