A unified yield model incorporating both defect and parametric effects

被引:27
作者
Berglund, CN
机构
[1] Oregon Graduate Institute of Science and Technology, Portland
关键词
D O I
10.1109/66.536115
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A new approach to modeling yield is presented, which inherently includes both the effects of the conventional defect contributors and the parametric yield loss contributors often treated separately in existing yield models, These parametric yield losses are particularly important during the startup yield-improvement phase of new technology introduction, in many performance-sensitive products such as analog devices and highspeed digital devices, and in analyses of bin-split yields. By assuming a distribution in the size of defects, from point defects up to defects as large as or larger than a wafer, the parametric yield contributors can be viewed as simply rather large, design-dependent defects, which will render IC's unacceptable if any portion of the large defect overlaps the defect-sensitive area of a chip, In this way, the conventional Poisson model, or various extensions of the well-known Murphy model, can be augmented in a straightforward and general way to include parametric yield loss. It is shown that parametric yield losses introduce an additional die size dependence for yield that can help to account for the observed dependence of yield on die area, The model is compared to other models and to experimental yield data to illustrate both its utility in separating yield contributors and its close agreement with experimental yield data.
引用
收藏
页码:447 / 454
页数:8
相关论文
共 15 条
[1]  
[Anonymous], IEEE INT CONV 6
[2]   THE USE AND EVALUATION OF YIELD MODELS IN INTEGRATED-CIRCUIT MANUFACTURING [J].
CUNNINGHAM, JA .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1990, 3 (02) :60-71
[3]  
FERRISPRABHU AV, 1992, INTRO SEMICONDUCTOR
[4]  
HAM WE, 1978, RCA REV, V39, P231
[5]  
HU SM, 1979, SOLID STATE ELECTRON, V22, P205, DOI 10.1016/0038-1101(79)90114-X
[6]  
HU SM, 1984, IEEE T ELECTRON DEV, V69, P4
[7]  
LEACHMAN RC, 1994, CSM08 U CAL
[8]  
MALLORY CL, 1983, SOLID STATE TECH NOV, P121
[9]  
MOORE GE, 1970, ELECTRONICS, V43, P126
[10]   COST-SIZE OPTIMA OF MONOLITHIC INTEGRATED CIRCUITS [J].
MURPHY, BT .
PROCEEDINGS OF THE IEEE, 1964, 52 (12) :1537-&