Design and testing of a kinematic package supporting a 32 x 32 array of GaAs MQW modulators flip-chip bonded to a CMOS chip

被引:8
作者
Ayliffe, MH [1 ]
Rolston, DR
Chuah, AEL
Bernier, E
Michael, FSJ
Kabal, D
Kirk, AG
Plant, DV
机构
[1] Picolight Inc, Boulder, CO 80301 USA
[2] FCI Canada, Dorval, PQ H9P 2X6, Canada
[3] McGill Univ, Dept Elect & Comp Engn, Montreal, PQ H3A 2A7, Canada
[4] Xanoptix, Nashua, NH 03060 USA
[5] Nortel Networks, Kanata, ON K2K 2B5, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
kinematic design; optical interconnections; optoelectronic device arrays; packaging;
D O I
10.1109/50.956142
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Innovative approaches to the design and packaging of a high-performance module supporting a 32 X 32 array of GaAs multiple quantum-well (MQW) modulators flip-chip bonded to a 9 x 9 mm(2) complementary metal-oxide-semiconductor (CMOS) chip are described. The module integrates a minilens array, a copper heat spreader, a thermoelectric cooler (TEC) and an aluminum heatsink. The minilens array is aligned and packaged with the chip using a novel six degrees of freedom (DOFs) alignment technique. The kinematic design allows for the manual insertion of the module into a free-space optical system with no need for further adjustments. The chip is mounted directly on a flexible printed circuit board (PCB) using a chip-on-board approach, providing over 200 bond pad connections to the chip. Impedance-controlled lines were operated at 1.0 Gb/s with a crosstalk of 4.0% between nearest neighbor lines. The junction-to-TEC thermal resistance is 0.4 degreesC/W, allowing for the use of a single-stage TEC to regulate the chip at an operating temperature of 40 degreesC under a maximum thermal load of 13.1 W.
引用
收藏
页码:1543 / 1559
页数:17
相关论文
共 37 条
[1]  
[Anonymous], 1996, MACHINERYS HDB
[2]   Electrical, thermal and optomechanical packaging of large 2D optoelectronic device arrays for free-space optical interconnects [J].
Ayliffe, MH ;
Kabal, D ;
Lacroix, F ;
Bernier, E ;
Khurana, P ;
Kirk, AG ;
Tooley, FAP ;
Plant, DV .
JOURNAL OF OPTICS A-PURE AND APPLIED OPTICS, 1999, 1 (02) :267-271
[3]  
AYLIFFE MH, 2001, THESIS MCGILL U MONT, pCH7
[4]   Optoelectronic packaging of two-dimensional surface active devices [J].
Basavanhally, NR ;
Brady, MF ;
Buchholz, DB .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1996, 19 (01) :107-115
[5]   On-die diffractive alignment structures for packaging of microlens arrays with 2-D optoelectronic device arrays [J].
Boisset, GC ;
Robertson, B ;
Hsiao, WS ;
Taghizadeh, MR ;
Simmons, J ;
Song, K ;
Matin, M ;
Thompson, DA ;
Plant, DV .
IEEE PHOTONICS TECHNOLOGY LETTERS, 1996, 8 (07) :918-920
[6]   Optomechanics for a four-stage hybrid-self-electro-optic-device-based free-space optical backplane [J].
Boisset, GC ;
Ayliffe, MH ;
Robertson, B ;
Iyer, R ;
Liu, YS ;
Plant, DV ;
Goodwill, DJ ;
Kabal, D ;
Pavlasek, D .
APPLIED OPTICS, 1997, 36 (29) :7341-7358
[7]   Design, implementation, and characterization of a kinematically aligned, cascaded spot-array generator for a modulator-based free-space optical interconnect [J].
Brosseau, DF ;
Lacroix, F ;
Ayliffe, MH ;
Bernier, E ;
Robertson, B ;
Tooley, FAP ;
Plant, DV ;
Kirk, AG .
APPLIED OPTICS, 2000, 39 (05) :733-745
[8]  
Erlich A, 1998, LASER FOCUS WORLD, V34, P77
[9]  
Gong S, 1998, IEE P-CIRC DEV SYST, V145, P446, DOI 10.1049/ip-cds:19982394
[10]   OPTICAL INTERCONNECTIONS FOR VLSI SYSTEMS [J].
GOODMAN, JW ;
LEONBERGER, FJ ;
KUNG, SY ;
ATHALE, RA .
PROCEEDINGS OF THE IEEE, 1984, 72 (07) :850-866