Programming the FlexRAM parallel intelligent memory system

被引:14
作者
Fraguela, BB [1 ]
Renau, J
Feautrier, P
Padua, D
Torrellas, J
机构
[1] Univ A Coruna, Dept Elect & Sistemas, Coruna, Spain
[2] Univ Illinois, Dept Comp Sci, Urbana, IL 61801 USA
[3] Ecole Normale Super Lyon, LIP, F-69364 Lyon, France
关键词
languages; intelligent memory architecture; compiler directives; programming heterogeneous computers; parallel languages;
D O I
10.1145/966049.781505
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
In an intelligent memory architecture, the main memory of a computer is enhanced with many simple processors. The result is a highly-parallel, heterogeneous machine that is able to exploit computation in the main memory. While several instantiations of this architecture have been proposed, the question of how to effectively program them with little effort has remained a major challenge. In this paper, we show how to effectively hand-program an intelligent memory architecture at a high level and with very modest effort. We use FlexRAM as a prototype architecture. To program it, we propose a family of high-level compiler directives inspired by OpenMP called CFlex. Such directives enable the processors in memory to execute the program in cooperation with the main processor. In addition, we propose libraries of highly-optimized functions called Intelligent Memory Operations (IMOs). These functions program the processors in memory through CFlex, but make them completely transparent to the programmer. Simulation results show that, with CFlex and IMOs, a server with 64 simple processors in memory runs on average 10 times faster than a conventional server. Moreover, a set of conventional programs with 240 lines on average are transformed into CFlex parallel form with only 7 CFlex directives and 2 additional statements on average.
引用
收藏
页码:49 / 60
页数:12
相关论文
共 22 条
[1]  
[Anonymous], ICCD 09
[2]  
Barrett R., 1994, Templates for the Solution of Linear Systems: Building Blocks for Iterative Methods, V2nd ed.
[3]  
CHAME J, 2000, SOLVING MEMORY WALL
[4]  
DIEFENDORFF K, 1999, MICROPROCESSOR R OCT, P13
[5]  
Foster C. C., 1976, CONTENT ADDRESSABLE
[6]  
FRAGUELA B, 2002, UIUCDCSR20022287
[7]  
HALL M, 2000, P WORKSH INT MEM SYS
[8]  
HALL M, 1999, SUPERCOMPUTING NOV
[9]   Embedded DRAM technology: opportunities and challenges [J].
Iyer, SS ;
Kalter, HL .
IEEE SPECTRUM, 1999, 36 (04) :56-64
[10]  
KOGGE P, 1996, P 1996 FRONT MASS PA