共 5 条
[1]
Process optimisation and dual damascene integration of porous CVD SiOC dielectric at 2.4 and 2.2 k-values for 45 nm CMOS technology
[J].
PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE,
2004,
:202-204
[3]
*SEM IND ASS, ITRS2003 SEM IND ASS
[4]
Sze S. M., 1981, PHYS SEMICONDUCTOR D, P403
[5]
YIANG KY, 2004, P IEEE IRPS