Computational RAM: Implementing processors in memory

被引：116

作者：

Elliott, DG ^{[1
]}

Stumm, M

Snelgrove, WM

Cojocaru, C

McKenzie, R

机构：

[1] Univ Alberta, Dept Elect & Comp Engn, Edmonton, AB T6G 2G7, Canada

[2] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON, Canada

[3] Univ Toronto, Dept Comp Sci, Toronto, ON, Canada

[4] Philsar Elect, Res & Dev, Ottawa, ON, Canada

[5] MOSAID Technol, Kanata, ON, Canada

来源：

IEEE DESIGN & TEST OF COMPUTERS | 1999年 / 16卷 / 01期

关键词：

D O I：

10.1109/54.748803

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Adding logic to memory is not a simple question of bolting together two existing designs. Computational RAM integrates processing power with memory by using an architecture that preserves and exploits the features of memory.

引用

页码：32 / 41

页数：10

共 12 条

[1]

COJOCARU C, 1995, THESIS CARLETON U

[2]

ELLIOTT DG, 1998, THESIS U TORONTO

[3]

ELLIOTT DG, 1992, P CUST INT CIRC C

[4]

FOSS RC, 1996, P ISSCC FEB, P260

[5]

GEALOW J, 1997, P 1997 S VLSI CIRC J, P57

[6] PROCESSING IN MEMORY - THE TERASYS MASSIVELY-PARALLEL PIM ARRAY [J].

GOKHALE, M ;

HOLMES, B ;

IOBST, K .

COMPUTER, 1995, 28 (04) :23-31

[7]

Hillis WD, 1985, CONNECTION MACHINE

[8] A case for intelligent RAM [J].

Patterson, D ;

Anderson, T ;

Cardwell, N ;

Fromm, R ;

Keeton, K ;

Kozyrakis, C ;

Thomas, R ;

Yelick, K .

IEEE MICRO, 1997, 17 (02) :34-44

[9]

SHIMIZU T, 1996, P ISSCC 96, P216

[10] A LOGIC-IN-MEMORY COMPUTER [J].

STONE, HS .

IEEE TRANSACTIONS ON COMPUTERS, 1970, C 19 (01) :73-&

← 1 2 →