Stencil printing process modeling and control using statistical neural networks

被引:26
作者
Barajas, Leandro G. [1 ,2 ]
Egerstedt, Magnus B. [2 ]
Kamen, Edward W. [2 ]
Goldstein, Alex [2 ]
机构
[1] Georgia Inst Technol, CBAR, MARC, Atlanta, GA 30332 USA
[2] Georgia Inst Technol, Dept Elect & Comp Engn, Atlanta, GA 30332 USA
来源
IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING | 2008年 / 31卷 / 01期
关键词
printed circuits; soldering; stencil printing process (SPP) model; statistical neural networks; surface-mount technology (SMT); closed-loop control;
D O I
10.1109/TEPM.2007.914236
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper presents a neural network model for the stencil printing process (SPP) in surface-mount technology (SMT) manufacturing of printed circuit boards (PCBs). A practical model description that decomposes the overall steady-state process in independently modeled subspaces is provided. The neural network model can be updated in real-time procuring a method to control the process by dynamically searching the optimal set point of the control variables. The optimization is performed by minimizing the weighted mean squared error with respect to the desired solder brick height or volume; furthermore, in the case when multiple solutions exist, the set point that yields the lowest variance is used. The process simulator is mainly suitable for offline testing and debugging of more complex closed-loop control algorithms for the SPP optimization providing a common and realistic framework for algorithm performance evaluation. An important consideration in this paper is based on the fact that the estimation of the sampled moments of the probability distributions is made using a statistically significant number of data samples from each board, for each component type, for each printing direction, and for each pad orientation.
引用
收藏
页码:9 / 18
页数:10
相关论文
共 31 条
[1]   ASYMPTOTIC THEORY OF CERTAIN GOODNESS OF FIT CRITERIA BASED ON STOCHASTIC PROCESSES [J].
ANDERSON, TW ;
DARLING, DA .
ANNALS OF MATHEMATICAL STATISTICS, 1952, 23 (02) :193-212
[2]  
Barajas L., 2002, P SURFACE MOUNT TECH, P51
[3]  
Barajas LG, 2003, P AMER CONTR CONF, P597
[4]  
BARAJAS LG, 2001, CIRCUITS ASSEMBLY, P32
[5]  
BARAJAS LG, 2003, THESIS GEORGIA I TEC
[6]   Neural network open loop control system for wave soldering [J].
Coit, DW ;
Jackson, BT ;
Smith, AE .
JOURNAL OF ELECTRONICS MANUFACTURING, 2002, 11 (01) :95-105
[7]  
Demuth H., 2004, Neural Network Toolbox For Use with MATLAB (Version 4)
[8]   Critical factors affecting paste flow during the stencil printing of solder paste [J].
Durairaj, R ;
Nguty, TA ;
Ekere, NN .
SOLDERING & SURFACE MOUNT TECHNOLOGY, 2001, 13 (02) :30-34
[9]  
FUJIUCHI S, 1991, P 11 IEEE CHMT INT J, P163
[10]  
Glinski GP, 2000, PROCEEDINGS OF INTERNATIONAL SYMPOSIUM ON ELECTRONIC MATERIALS AND PACKAGING, P364