TACO: Timing analysis with COupling

被引:66
作者
Arunachalam, R [1 ]
Rajagopal, K [1 ]
Pileggi, LT [1 ]
机构
[1] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA
来源
37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000 | 2000年
关键词
D O I
10.1145/337292.337415
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The impact of coupling capacitance on delay is usually estimated by scaling the coupling capacitances (often by a factor of 2) and modeling them as grounded. This simple approach has been shown to be overly pessimistic in some cases, while somewhat optimistic in others. This paper introduces TACO, a timing analysis methodology that produces tight bounds on worst- and best-case timing for circuits with dominant coupling capacitance. The methodology utilizes a coupled Ceff gate model for capturing the provably worst- and best-case delays as a function of the timing-window inputs to the gates.
引用
收藏
页码:266 / 269
页数:4
相关论文
共 8 条
[1]  
BRYANT RE, 1991, P INT C COMP AID DES
[2]  
DARTU F, 1997, 34 ACM IEEE DES AUT, P576
[3]  
GROSS P, 1998, P INT C COMP AID DES
[4]  
HITCHCOCK R, 1982, P DES AUT C
[5]  
Kao S.-C., P 39 INT C COMP AID
[6]  
NAKAGAWA OS, 1998, HEWLETTPACKARD J AUG
[7]   ASYMPTOTIC WAVE-FORM EVALUATION FOR TIMING ANALYSIS [J].
PILLAGE, LT ;
ROHRER, RA .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (04) :352-366
[8]   Crosstalk reduction for VLSI [J].
Vittal, A ;
MarekSadowska, M .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (03) :290-298