We present measurements from prototype silicon microstrip detectors for the CLEO III silicon vertex detector. Noise and capacitance optimization is discussed. We also present a design to achieve 10 pF total capacitance on a double sided, double metal silicon detector.