Transconductance in nitride-gate or oxynitride-gate transistors

被引:22
作者
Khare, M [1 ]
Wang, XW [1 ]
Ma, TP [1 ]
机构
[1] Yale Univ, Dept Elect Engn, Ctr Microelect Mat & Struct, New Haven, CT 06520 USA
基金
美国国家科学基金会;
关键词
D O I
10.1109/55.737573
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Experimental evidence will be presented to support the argument that border traps are responsible for the anomalous shape of the transconductance-gate voltage curve in MOS transistors with nitride or oxynitride gate dielectric when compared with their oxide counterpart, Our measurements have revealed a high density of border traps in the gate dielectric containing a high concentration of nitrogen. These border traps appear to affect the transconductance in two ways: in the low gate field region, the trapping of carriers causes a significant reduction of the carrier density and thus a reduced transconductance, while in the high gate field region the "screening" effect of trapped carriers causes a smoothening of the electronic interface, and thus an increased transconductance.
引用
收藏
页码:57 / 59
页数:3
相关论文
共 8 条
[1]   BORDER TRAPS IN MOS DEVICES [J].
FLEETWOOD, DM .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1992, 39 (02) :269-271
[2]   INVERSION LAYER MOBILITY UNDER HIGH NORMAL FIELD IN NITRIDED-OXIDE MOSFETS [J].
HORI, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (09) :2058-2069
[3]  
KHARE M, 1997 S VLSI, P51
[4]   Making silicon nitride film a viable gate dielectric [J].
Ma, TP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (03) :680-690
[5]  
Momose H. S., 1990, International Electron Devices Meeting 1990. Technical Digest (Cat. No.90CH2865-4), P65, DOI 10.1109/IEDM.1990.237225
[6]   Measurement of plasma etch damage by a new slow trap profiling technique [J].
Tanner, P ;
Dimitrijev, S ;
Yeow, YT ;
Harrison, HB .
IEEE ELECTRON DEVICE LETTERS, 1996, 17 (11) :515-517
[7]   Mobility behavior of n-channel and p-channel MOSFET's with oxynitride gate dielectrics formed by low-pressure rapid thermal chemical vapor deposition [J].
Vogel, EM ;
Hill, WL ;
Misra, V ;
McLarty, PK ;
Wortman, JJ ;
Hauser, JR ;
Morfouli, P ;
Ghibaudo, G ;
Ouisse, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (05) :753-758
[8]  
WANG XW, 1996 S VLSI, P226