Ultra-thin oxides grown on silicon (100) by rapid thermal oxidation for CMOS and advanced devices

被引:35
作者
Mur, P
Semeria, MN
Olivier, M
Papon, AM
Leroux, C
Reimbold, G
Gentile, P
Magnea, N
Baron, T
Clerc, R
Ghibaudo, G
机构
[1] Leti CEA Technol Avancees, F-38054 Grenoble 9, France
[2] CEA Sci Matiere, DRFMC, F-38054 Grenoble 9, France
[3] Inst Natl Sci Appl, UMR5511 CNRS, LPM, F-69621 Villeurbanne, France
[4] ENSERG, UMR5531 CNRS, LPCS, F-38016 Grenoble 1, France
关键词
oxidation; interface structure and roughness;
D O I
10.1016/S0169-4332(01)00081-2
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
dWe present a comparative study of ultra-thin SiO2 oxides grown by rapid thermal oxidation (RTO) at 800 degreesC and by standard furnace oxidation at 700 degreesC on (1 0 0) P-type silicon substrates, The SiO2 oxide thickness from 1.2 to 3.5 nm was studied, The grown SiO2 oxides present a good wafer uniformity (+/-3%) and an excellent smoothness within 2 a range according to atomic force microscopy (AFM) and scanning tunnelling microscopy (STM) analysis. Infrared spectroscopy (IR) shows a weak sub-stoichiometry of the RTO 1.2 and 2 nm SiO2 films compared to a wet 3.5 nm SiO2 oxide grown in a standard furnace. The I(V) characteristics of N+ gate capacitors are in accordance with those reported in the literature. We also show a CMOS integration of the RTO 1.2 nm oxide in a NMOSFET transistor with a gate length of 20 nm. (C) 2001 Elsevier Science B.V, All rights reserved.
引用
收藏
页码:726 / 733
页数:8
相关论文
共 18 条
[1]  
[Anonymous], 1999, INT TECHNOLOGY ROADM
[2]  
Byoung Hun Lee, 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P133, DOI 10.1109/IEDM.1999.823863
[3]   Nanometric cartography of tunnel current in metal-oxide junctions [J].
Da Costa, V ;
Bardou, F ;
Béal, C ;
Henry, Y ;
Bucher, JP ;
Ounadjela, K .
JOURNAL OF APPLIED PHYSICS, 1998, 83 (11) :6703-6705
[4]   A 20-nm physical gate length NMOSFET featuring 1.2 nm gate oxide, shallow implanted source and drain and BF2 pockets [J].
Deleonibus, S ;
Caillat, C ;
Guegan, G ;
Heitzmann, M ;
Nier, ME ;
Tedesco, S ;
Dal'zotto, B ;
Martin, F ;
Mur, P ;
Papon, AM ;
Lecarval, G ;
Biswas, S ;
Souil, D .
IEEE ELECTRON DEVICE LETTERS, 2000, 21 (04) :173-175
[5]   Structural nature of the Si/SiO2 interface through infrared spectroscopy [J].
Devine, RAB .
APPLIED PHYSICS LETTERS, 1996, 68 (22) :3108-3110
[6]  
IMAI M, 1997, P 5 INT C ADV THERM, P135
[7]  
KIMIZUKA N, 1998, VLSI, V98, P162
[8]   Thermal stability and electrical characteristics of ultrathin hafnium oxide gate dielectric reoxidized with rapid thermal annealing [J].
Lee, BH ;
Kang, LG ;
Nieh, R ;
Qi, WJ ;
Lee, JC .
APPLIED PHYSICS LETTERS, 2000, 76 (14) :1926-1928
[9]   Layered tunnel barriers for nonvolatile memory devices [J].
Likharev, KK .
APPLIED PHYSICS LETTERS, 1998, 73 (15) :2137-2139
[10]  
Olivier M, 1999, PHYS STATUS SOLIDI A, V175, P137, DOI 10.1002/(SICI)1521-396X(199909)175:1<137::AID-PSSA137>3.0.CO