A real-time spike-domain sensory information processing system

被引：19

作者：

Mallik, U ^{[1
]}

Vogelstein, RJ ^{[1
]}

Culurciello, E ^{[1
]}

Etienne-Cummings, R ^{[1
]}

Cauwenberghs, G ^{[1
]}

机构：

[1] Johns Hopkins Univ, Dept Elect & Comp Engn, Baltimore, MD 21218 USA

来源：

2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS | 2005年

关键词：

D O I：

10.1109/ISCAS.2005.1464988

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We present an architecture for processing spike-based sensory information in real-time. The system is based on a re-configurable silicon array of general-purpose integrate-and-fire neurons (as opposed to application-specific circuits), which can emulate arbitrary cortical networks. A combined retinal/cortical network has been designed and tested with a neuromorphic silicon retina. Neural activity is communicated between chips at rates of up to 1,000,000 spikes/sec with a bit-parallel Address-Event Representation protocol. This work represents the first step in constructing an autonomous, continuous-time, biologically-plausible hierarchical model of visual information processing using large-scale arrays of identical silicon neurons.

引用

页码：1919 / 1922

页数：4

共 20 条

[1]

CHICCA E, 2004, ISCAS 04 MAY, V5, P357

[2] An ON-OFF orientation selective address event representation image transceiver chip [J].

Choi, TYW ;

Shi, BE ;

Boahen, KA .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (02) :342-353

[3]

CHOI TYW, 2004, ISCAS 04 MAY, V3, P13

[4]

CULURCIELLO E, 2004, ISCAS 04 MAY, V4, P828

[5]

CULURCIELLO E, 2003, IEEE J SOLID STATE C, V38

[6] Probabilistic synaptic weighting in a reconfigurable network of VLSI integrate-and-fire neurons [J].

Goldberg, DH ;

Cauwenberghs, G ;

Andreou, AG .

NEURAL NETWORKS, 2001, 14 (6-7) :781-793

[7] Multi-chip neuromorphic motion processing [J].

Higgins, CM ;

Koch, C .

20TH ANNIVERSARY CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1999, :309-323

[8] An analog VLSI chip with asynchronous interface for auditory feature extraction [J].

Kumar, N ;

Himmelbauer, W ;

Cauwenberghs, G ;

Andreou, AG .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (05) :600-606

[9] SILICON AUDITORY PROCESSORS AS COMPUTER PERIPHERALS [J].

LAZZARO, J ;

WAWRZYNEK, J ;

MAHOWALD, M ;

SIVILOTTI, M ;

GILLESPIE, D .

IEEE TRANSACTIONS ON NEURAL NETWORKS, 1993, 4 (03) :523-528

[10]

LIU SC, 2002, ADV NEURAL INFORMATI, V14

← 1 2 →