Influences of residual chlorine in CVD-TiN gate electrode on the gate oxide reliability in multiple-thickness oxide technology

被引:23
作者
Moriwaki, M [1 ]
Yamada, T [1 ]
机构
[1] Matsushita Elect Corp, ULSI Proc Technol Dev Ctr, Minami Ku, Kyoto 6018413, Japan
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS | 2001年 / 40卷 / 4B期
关键词
metal gate; TiN; CVD; Cl; gate oxide reliability;
D O I
10.1143/JJAP.40.2679
中图分类号
O59 [应用物理学];
学科分类号
摘要
Influences of the chemical vapor deposition (CVD)-TiN gate process on gate oxide integrity have been studied, The gate leakage characteristic and reliability of the gate oxide were drastically degraded by 1000 degreesC annealing for thick oxide as compared to for thin oxide. By X-ray photoelectron spectroscopy (XPS) and thermal desorption spectroscopy (TDS) analyses, the oxide degradation is confirmed to be due to the formation of a weak spot induced by out-diffusion of residual Cl from the TIN gate electrode into the gate oxide. Out-diffused Cl reacts with defects in the oxide during the high-temperature anneal and forms trap sites. The weak spot which acts as a leakage path appears to be the local spot which has a larger amount of Cl-related trap sites. Controlling of impurities in the CVD metal gate is a key for realizing future multiple-thickness gate oxide technology.
引用
收藏
页码:2679 / 2684
页数:6
相关论文
共 7 条
[1]   CMOS Metal Replacement Gate Transistors using tantalum pentoxide gate insulator [J].
Chatterjee, A ;
Chapman, RA ;
Joyner, K ;
Otobe, M ;
Hattangady, S ;
Bevan, M ;
Brown, GA ;
Yang, H ;
He, Q ;
Rogers, D ;
Fang, SJ ;
Kraft, R ;
Rotondaro, ALP ;
Terry, M ;
Brennan, K ;
Aur, SW ;
Hu, JC ;
Tsai, HL ;
Jones, P ;
Wilk, G ;
Aoki, M ;
Rodder, M ;
Chen, IC .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :777-780
[2]   Analysis of the gate voltage fluctuations in ultra-thin gate oxides after soft breakdown [J].
Houssa, M ;
Vandewalle, N ;
Nigam, T ;
Ausloos, M ;
Mertens, PW ;
Heyns, MM .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :909-912
[3]   Feasibility of using W/TiN as metal gate for conventional 0.13μm CMOS technology and beyond [J].
Hu, JC ;
Yang, H ;
Kraft, R ;
Rotondaro, ALP ;
Hattangady, S ;
Lee, WW ;
Chapman, RA ;
Chao, CP ;
Chatterjee, A ;
Hanratty, M ;
Rodder, M ;
Chen, IC .
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :825-828
[4]  
INO K, 1998, S VLSI TECHN LI J, P186
[5]  
LEE DH, 1996, S VLSI TECHN, P208
[6]   PVD TiN metal gate MOSFETs on bulk silicon and fully depleted silicon-on-insulator (FDSOI) substrates for deep sub quarter micron CMOS technology [J].
Maiti, B ;
Tobin, PJ ;
Hobbs, C ;
Hegde, RI ;
Huang, F ;
O'Meara, DL ;
Jovanovic, D ;
Mendicino, M ;
Chen, J ;
Connelly, D ;
Adetutu, O ;
Mogab, J ;
Candelaria, J ;
La, LB .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :781-784
[7]  
YAGISHITA A, 1997, INT EL DEV M, P785