共 17 条
[2]
A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 μm2 SRAM cell
[J].
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST,
2004,
:657-660
[4]
Band-engineered low PMOS VT with high-K/metal gates featured in a dual channel CMOS integration scheme
[J].
2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS,
2007,
:154-+
[6]
KRISCH PD, 2006, INT EL DEV M, P629
[7]
KRISCH PD, 2006, APPL PHYS LETT, V89, P1
[9]
Narayanan V., 2006, VLSI, P224