Analog-to-digital converter survey and analysis

被引:1443
作者
Walden, RH [1 ]
机构
[1] HRL Labs LLC, Malibu, CA 90265 USA
关键词
analog-to-digital converters; aperture jitter; comparator ambiguity; input-referred noise; signal-to-noise ratio; spurious-free dynamic range;
D O I
10.1109/49.761034
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Analog-to-digital converters (ADC's) are ubiquitous, critical components of software radio and other signal processing systems. This paper surveys the state-of-the-art of ADC's, including experimental converters and commercially available parts, The distribution of resolution versus sampling rate provides insight into ADC performance limitations, At sampling rates below 2 million samples per second (Ms/s), resolution appears to be limited by thermal noise. At sampling rates ranging from similar to 2 Ms/s to similar to 4 giga samples per second (Gs/s), resolution falls off by similar to 1 bit for every doubling of the sampling rate. This behavior may be attributed to uncertainty in the sampling instant due to aperture jitter. For ADC's operating at multi-Gs/s rates, the speed of the device technology is also a limiting factor due to comparator ambiguity. Many ADC architectures and integrated circuit technologies have been proposed and implemented to push back these limits. The recent trend toward single-chip ADC's brings tower power dissipation, However, technological progress as measured by the product of the ADC resolution (bits) times the sampling rate is slow. Average improvement is only similar to 1.5 bits for any given sampling frequency over the last six-eight years.
引用
收藏
页码:539 / 550
页数:12
相关论文
共 33 条
[1]   THE DSP BOTTLENECK [J].
BAINES, R .
IEEE COMMUNICATIONS MAGAZINE, 1995, 33 (05) :46-54
[2]  
BARINGER C, 1996, P IND PHOS REL MAT C, P64
[3]  
Candy J.C., 1992, Oversampling delta-sigma data converters: Theory, design, and simulation
[4]   A 0.25-mW low-pass passive sigma-delta modulator with built-in mixer for a 10-MHz IF input [J].
Chen, F ;
Leung, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (06) :774-782
[5]   A 10-B, 20 M-SAMPLE/S, 35-MW PIPELINE A/D CONVERTER [J].
CHO, TB ;
GRAY, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (03) :166-172
[6]  
Colleran W. T., 1993, IEEE ISSCC DIG TECH, V36, P68
[7]  
DUCOURANT T, 1986, IEEE GAAS IC S TECH, P209
[8]  
ENOKI T, 1994, IEE GAAS IC S TECH D, V16, P337
[9]  
JAYARAMAN A, 1997, IEEE GAAS IC S TECH, V19, P95
[10]  
JENSEN J, COMMUNICATION