Tunneling-based SRAM

被引:98
作者
Van der Wagt, JPA [1 ]
机构
[1] Raytheon TI Syst, Dallas, TX 75265 USA
关键词
bistable circuits; DRAM; hysteresis nonlinearity; integrated circuit interconnections; memories; multivalued logic circuits; random access memories; resonant tunneling devices; scaling; SPICE; SRAM; tunnel devices/effects;
D O I
10.1109/5.752516
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes a new high-density low-power circuit approach for implementing static random access memory (SRAM) using low current density resonant tunneling diodes (RTD's). After an over-view of semiconductor random access memory architecture and technology, the concept of tunneling-based SRAM (TSRAM) is introduced. Experimental results for a compound semiconductor 1-bit 50-nW TSRAM gain cell using low current density (similar to 1 A/cm(2)) RTD's and low-leakage heterostructure field effect transistors al-e presented. We describe a one-transistor TSRAM cell which could convert silicon dynamic RAM (DRAM) to ultradense SRAM if an ultralow current density (similar to 1 mu A/cm(2)) silicon bistable device is developed. Finally, we present experimental and simulation results Sol a TSRAM cell using multipeaked I-V curve devices and a multivalued word line. This approach aims at increasing stola,ae density through vertical integration of bistable devices such as RTD's.
引用
收藏
页码:571 / 595
页数:25
相关论文
共 185 条
[1]  
ABE M, 1990, GAAS IC S, P127
[2]  
ABROKWAH JK, 1993, GAAS IC SYMPOSIUM - TECHNICAL DIGEST 1993, P127, DOI 10.1109/GAAS.1993.394486
[3]   16 384-BIT DYNAMIC RAM [J].
AHLQUIST, CN ;
BREIVOGEL, JR ;
KOO, JT ;
MCCOLLUM, JL ;
OLDHAM, WG ;
RENNINGER, AL .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1976, 11 (05) :570-574
[4]  
AHLQUIST CN, 1976, ISSCC DIGEST TECH PA, P128
[5]   Proposal of low-noise amplifier utilizing resonant tunneling transistors [J].
Ando, Y ;
Cappy, A .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (01) :31-35
[6]  
ANDO Y, 1997, I PHYS C SERIES, V156, P609
[7]  
[Anonymous], 1975, ELECT DEVICES M
[8]  
[Anonymous], 1990, SILICON PROCESSING V
[9]  
[Anonymous], 1960, IRE T ELECT COMPUTER
[10]   A 16-LEVEL/CELL DYNAMIC MEMORY [J].
AOKI, M ;
NAKAGOME, Y ;
HORIGUCHI, M ;
IKENAGA, S ;
SHIMOHIGASHI, K .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (02) :297-299