共 32 条
[1]
[Anonymous], P CMP MSI HELD CONJ
[2]
BLAGODUROV S, 2009, 200916 S FRAS U
[3]
Predicting inter-thread cache contention on a chip multi-processor architecture
[J].
11TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS,
2005,
:340-351
[4]
Cho SY, 2006, INT SYMP MICROARCH, P455
[5]
Das Reetuparna, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P280, DOI 10.1145/1669112.1669150
[6]
DHIMAN G., 2009, P INT S LOW POW EL D
[7]
Ebrahimi Eiman, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P316, DOI 10.1145/1669112.1669154
[8]
FEDOROVA A, 2007, P 16 INT C PAR ARCH, P25, DOI DOI 10.1109/PACT.2007.40
[10]
Grot Boris, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P268, DOI 10.1145/1669112.1669149