Contention-Aware Scheduling on Multicore Systems

被引:102
作者
Blagodurov, Sergey [1 ]
Zhuravlev, Sergey [1 ]
Fedorova, Alexandra [1 ]
机构
[1] Simon Fraser Univ, Burnaby, BC V5A 1S6, Canada
来源
ACM TRANSACTIONS ON COMPUTER SYSTEMS | 2010年 / 28卷 / 04期
关键词
Management; Measurement; Performance; Multicore processors; scheduling; shared resource contention; PERFORMANCE;
D O I
10.1145/1880018.1880019
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Contention for shared resources on multicore processors remains an unsolved problem in existing systems despite significant research efforts dedicated to this problem in the past. Previous solutions focused primarily on hardware techniques and software page coloring to mitigate this problem. Our goal is to investigate how and to what extent contention for shared resource can be mitigated via thread scheduling. Scheduling is an attractive tool, because it does not require extra hardware and is relatively easy to integrate into the system. Our study is the first to provide a comprehensive analysis of contention-mitigating techniques that use only scheduling. The most difficult part of the problem is to find a classification scheme for threads, which would determine how they affect each other when competing for shared resources. We provide a comprehensive analysis of such classification schemes using a newly proposed methodology that enables to evaluate these schemes separately from the scheduling algorithm itself and to compare them to the optimal. As a result of this analysis we discovered a classification scheme that addresses not only contention for cache space, but contention for other shared resources, such as the memory controller, memory bus and prefetching hardware. To show the applicability of our analysis we design a new scheduling algorithm, which we prototype at user level, and demonstrate that it performs within 2% of the optimal. We also conclude that the highest impact of contention-aware scheduling techniques is not in improving performance of a workload as a whole but in improving quality of service or performance isolation for individual applications and in optimizing system energy consumption.
引用
收藏
页数:45
相关论文
共 32 条
[1]  
[Anonymous], P CMP MSI HELD CONJ
[2]  
BLAGODUROV S, 2009, 200916 S FRAS U
[3]   Predicting inter-thread cache contention on a chip multi-processor architecture [J].
Chandra, D ;
Guo, F ;
Kim, S ;
Solihin, Y .
11TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, :340-351
[4]  
Cho SY, 2006, INT SYMP MICROARCH, P455
[5]  
Das Reetuparna, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P280, DOI 10.1145/1669112.1669150
[6]  
DHIMAN G., 2009, P INT S LOW POW EL D
[7]  
Ebrahimi Eiman, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P316, DOI 10.1145/1669112.1669154
[8]  
FEDOROVA A, 2007, P 16 INT C PAR ARCH, P25, DOI DOI 10.1109/PACT.2007.40
[9]   Energy dissipation in general purpose microprocessors [J].
Gonzalez, R ;
Horowitz, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (09) :1277-1284
[10]  
Grot Boris, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P268, DOI 10.1145/1669112.1669149