Closing the gap between analog and digital testing

被引：18

作者：

Saab, K ^{[1
]}

Ben Hamida, N

Kaminska, B

机构：

[1] Adapt Networks Inc, Newton, MA 02459 USA

[2] Nortel Networks, Ottawa, ON K1P 6A6, Canada

[3] Fluence Technol Inc, Beaverton, OR 97008 USA

来源：

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2001年 / 20卷 / 02期

关键词：

analog and mixed circuits; fault modeling; hard faults testing; parallel fault simulation; test vector generation;

D O I：

10.1109/43.908473

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a highly effective method for parallel hard fault simulation and test-specification development. The proposed method formulates the fault-simulation problem as a problem of estimating the fault value based on the distance between the output parameter distribution of the fault-free and the faulty circuit. We demonstrate the effectiveness and practicality of our proposed method by showing results on different designs, This approach, extended by parametric fault testing, has been implemented as an automated tool set for integrated circuit (IC) testing.

引用

页码：307 / 314

页数：8

共 18 条

[1]

Abramovici M, 1990, DIGITAL SYSTEMS TEST

[2]

BENHAMIDA N, 1996, P INT TEST C, P56

[3]

BENHAMIDA N, 1997, AS TEST C OCT, P182

[4]

CHOJEAN J, 1990, P INT AMSE C SIGN SY, V3, P113

[5]

Chua L. O., 1975, COMPUTER AIDED ANAL

[6] AUTOMATED NETWORK DESIGN - FREQUENCY-DOMAIN CASE [J].

DIRECTOR, SW ;

ROHRER, RA .

IEEE TRANSACTIONS ON CIRCUIT THEORY, 1969, CT16 (03) :330-&

[7] GENERALIZED ADJOINT NETWORK AND NETWORK SENSITIVITIES [J].

DIRECTOR, SW ;

ROHRER, RA .

IEEE TRANSACTIONS ON CIRCUIT THEORY, 1969, CT16 (03) :318-+

[8]

HARVEY RJA, 1995, P IEEE INT TEST C WA, P641

[9]

*MET SOFTW INC, 1992, HSPICE US MAN VERS H

[10] DETECTION OF CATASTROPHIC FAULTS IN ANALOG INTEGRATED-CIRCUITS [J].

MILOR, L ;

VISVANATHAN, V .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (02) :114-130

← 1 2 →