Imagine: Media processing with streams

被引：153

作者：

Khailany, B ^{[1
]}

Dally, WJ

Kapasi, UJ

Mattson, P

Namkoong, J

Owens, JD

Towles, B

Chang, A

Rixner, S

机构：

[1] Stanford Univ, Comp Syst Lab, Stanford, CA 94305 USA

[2] Rice Univ, Houston, TX 77251 USA

来源：

IEEE MICRO | 2001年 / 21卷 / 02期

基金：

美国国家科学基金会;

关键词：

Bandwidth - Buffer storage - CMOS integrated circuits - Computer architecture - Digital signal processing - Image processing - Parallel algorithms - Parallel processing systems - Storage allocation (computer) - VLSI circuits;

D O I：

10.1109/40.918001

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

THE POWER-EFFICIENT IMAGINE STREAM PROCESSOR ACHIEVES PERFORMANCE DENSITIES COMPARABLE TO THOSE OF SPECIAL-PURPOSE EMBEDDED PROCESSORS. EXECUTING PROGRAMS MAPPED TO STREAMS AND KERNELS, A SING LE IMAGINE PROCESSOR IS EXPECTED TO HAVE A PEAK PERFORMANCE OF 20 GFLOPS AND SUSTAIN 18.3 GOPS ON MPEG-2 ENCODING.

引用

页码：35 / 46

页数：12

共 10 条

[1]

[Anonymous], P 6 INT S HIGH PERF

[2]

HALFHILL T, 2000, MICROPROCESSOR R MAR, P22

[3]

KANADE T, 1995, IROS '95 - 1995 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS: HUMAN ROBOT INTERACTION AND COOPERATIVE ROBOTS, PROCEEDINGS, VOL 3, P95, DOI 10.1109/IROS.1995.525868

[4]

Kapasi UJ, 2000, INT SYMP MICROARCH, P159, DOI 10.1109/MICRO.2000.898067

[5]

MATTSON P, 2000, P 9 INT C ARCH SUPP, P82

[6]

OWENS J, 2000, P SIGGRAPH EUR WORKS, P23

[7] MMX technology extension to the Intel architecture [J].

Peleg, A ;

Weiser, U .

IEEE MICRO, 1996, 16 (04) :42-50

[8] A bandwidth-efficient architecture for media processing [J].

Rixner, S ;

Dally, WJ ;

Kapasi, UJ ;

Khailany, B ;

López-Lagunas, A ;

Mattson, PR ;

Owens, JD .

31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, 1998, :3-13

[9]

Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1109/ISCA.2000.854384, 10.1145/342001.339668]

[10] VIS speeds new media processing [J].

Tremblay, M ;

OConnor, JM ;

Narayanan, V ;

He, LA .

IEEE MICRO, 1996, 16 (04) :10-20

← 1 →