A new intelligent SOFM-based sampling plan for advanced process control

被引:28
作者
Lee, JH [1 ]
You, SJ [1 ]
Park, SC [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Ind Engn, Taejon 305701, South Korea
关键词
Self-Oganizing Feature Map; neural network; sampling plan; process parameter; wafer bin map; semiconductor manufacturing;
D O I
10.1016/S0957-4174(00)00054-3
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Sample measurement inspecting for a process parameter is a necessity in semiconductor manufacturing because of the prohibitive amount of time involved in 100% inspection while maintaining sensitivity to all types of defects and abnormality. In current industrial practice, sample measurement locations are chosen approximately evenly across the wafer, in order to have all regions of the wafer equally well represented, but they are not adequate if process-related defective chips are distributed with spatial pattern within the wafer. In this paper, we propose the methodology for generating effective measurement sampling plan for process parameter by applying the Self-Organizing Feature Map (SOFM) network, unsupervised learning neural network, to wafer bin map data within a certain time period. The sampling plan specifies which chips within the wafer need to be inspected, and how many chips within the wafer need to be inspected for a good sensitivity of 100% wafer coverage and defect detection. We finally illustrate the effectiveness of our proposed sampling plan using actual semiconductor fab data. (C) 2001 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:133 / 151
页数:19
相关论文
共 14 条
[1]   THE IMPACT OF CLUSTERED DEFECT DISTRIBUTIONS IN IC FABRICATION [J].
ALBIN, SL ;
FRIEDMAN, DJ .
MANAGEMENT SCIENCE, 1989, 35 (09) :1066-1078
[2]  
[Anonymous], 1931, EC CONTROL QUALITY M
[3]  
BAILEY D, 1990, AI EXPERT JUN, P38
[4]  
Bian Z, 1988, PATTERN RECOGNITION
[5]   THE USE AND EVALUATION OF YIELD MODELS IN INTEGRATED-CIRCUIT MANUFACTURING [J].
CUNNINGHAM, JA .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1990, 3 (02) :60-71
[7]   Monitoring wafer map data from integrated circuit fabrication processes for spatially clustered defects [J].
Hansen, MH ;
Nair, VN ;
Friedman, DJ .
TECHNOMETRICS, 1997, 39 (03) :241-253
[8]  
Kohonen T., 1989, Self-Organization and Associative Memory, V3rd
[9]   THE ECONOMIC DESIGN OF CONTROL CHARTS - A UNIFIED APPROACH [J].
LORENZEN, TJ ;
VANCE, LC .
TECHNOMETRICS, 1986, 28 (01) :3-10
[10]  
MALLORY CL, 1983, SOLID STATE TECHNOL, V26, P121