Logic and memory with nanocell circuits

被引:39
作者
Husband, CP [1 ]
Husband, SM
Daniels, JS
Tour, JM
机构
[1] Rice Univ, Dept Chem, Houston, TX 77005 USA
[2] Rice Univ, Dept Comp Sci, Houston, TX 77005 USA
[3] Rice Univ, Dept Computat & Appl Math, Houston, TX 77005 USA
[4] Rice Univ, Ctr Nanoscale Sci & Technol, Houston, TX 77005 USA
关键词
latching; logic; memory; molecular elecrtronics; nanocell; self-assembly;
D O I
10.1109/TED.2003.815860
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Molecular electronics is an emerging field that seeks to build faster, cheaper, denser computers from nanoscale devices. The nanocell is a molecular electronics design wherein a random, self-assembled array of molecules and metallic nanoparticles is addressed by a relatively small number of input/output pins. The challenge then is to program the nanocell post-fabrication. We have previously demonstrated the ability to program individual simulated nanocells as logic gates. In this paper, we further explore the problem of programming nanocells and consider connecting nanocells into circuits using bistable latches at the interconnects. These latches are critical because they permit signal restoration. Simulated nanocell circuits for logic and. memory are presented here.
引用
收藏
页码:1865 / 1875
页数:11
相关论文
共 19 条
[1]  
ALLARA DL, 2001, DARPA RES C
[2]  
[Anonymous], 1989, GENETIC ALGORITHM SE
[3]  
Bertsekas D. P., 1996, Neuro Dynamic Programming, V1st
[4]  
BERZON D, 1999, P 9 GREAT LAK S VLSI
[5]   Room-temperature negative differential resistance in nanoscale molecular junctions [J].
Chen, J ;
Wang, W ;
Reed, MA ;
Rawlett, AM ;
Price, DW ;
Tour, JM .
APPLIED PHYSICS LETTERS, 2000, 77 (08) :1224-1226
[6]   Large on-off ratios and negative differential resistance in a molecular electronic device [J].
Chen, J ;
Reed, MA ;
Rawlett, AM ;
Tour, JM .
SCIENCE, 1999, 286 (5444) :1550-1552
[7]  
CHEN J, 2001, P MAT RES SOC S, P5
[8]  
GOLDSTEIN SC, 2001, P ISCA
[9]   THE PARAMETRON, A DIGITAL COMPUTING ELEMENT WHICH UTILIZES PARAMETRIC OSCILLATION [J].
GOTO, E .
PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1959, 47 (08) :1304-1316
[10]   A defect-tolerant computer architecture: Opportunities for nanotechnology [J].
Heath, JR ;
Kuekes, PJ ;
Snider, GS ;
Williams, RS .
SCIENCE, 1998, 280 (5370) :1716-1721