A CMOS passive mixer with low flicker noise for low-power direct-conversion receiver

被引:116
作者
Zhou, SN [1 ]
Chang, MCF [1 ]
机构
[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA
关键词
complementary switches; conversion gain; dc offset cancellation; direct conversion receiver; flicker noise; input-referred baseband noise; LO bias; passive mixer; RF CMOS; second-order intermodulation; single-balanced;
D O I
10.1109/JSSC.2005.845981
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A CMOS passive mixer is designed to mitigate the critical flicker noise problem that is frequently encountered in constituting direct-conversion receivers. With a unique single-balanced passive mixer design, the resulted direct-conversion receiver achieves an ultralow flicker-noise corner of 45 kHz, with 6 dB more gain and much lower power and area consumption than the double-balanced counterpart. CMOS switches with a unique bias-shifting network to track the LO DC offset are devised to reduce the second-order intermodulation. Consequently, the mixer's IIP2 has been greatly enhanced by almost 21 dB from a traditional single-balanced passive mixer. An insertion compensation method is also implemented for effective dc offset cancellation. Fabricated in 0.18 mu m CMOS and measured at 5 GHz, this passive mixer obtains 3 dB conversion gain, 39 dBm HP2, and 5 dBm IIP3 with LO driving at 0 dBm. When the proposed mixer is integrated in a direct-conversion receiver, the receiver achieves 29 dB overall gain and 5.3 dB noise figure.
引用
收藏
页码:1084 / 1093
页数:10
相关论文
共 19 条
[1]   A 5-GHz direct-conversion CMOS transceiver utilizing automatic frequency control for the IEEE 802.11a wireless LAN standard [J].
Behzad, AR ;
Shi, ZM ;
Anand, SB ;
Lin, L ;
Carter, KA ;
Kappes, MS ;
Lin, TH ;
Nguyen, T ;
Yuan, D ;
Wu, S ;
Wong, YC ;
Fong, V ;
Rofougaran, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (12) :2209-2220
[2]   A 1.5 GHZ HIGHLY LINEAR CMOS DOWNCONVERSION MIXER [J].
CROLS, J ;
STEYAERT, MSJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (07) :736-742
[3]   Noise in RF-CMOS mixers: A simple physical model [J].
Darabi, H ;
Abidi, AA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (01) :15-25
[4]  
Friis H.T., 1944, Proc. IRE, V32, P419, DOI [10.1109/JRPROC.1944.232049, DOI 10.1109/JRPROC.1944.232049]
[5]  
Lee T.H., 1998, DESIGN CMOS RADIO FR
[6]  
Liu W., 1998, BSIM3V3 2 MOSFET MOD
[7]   Second-order intermodulation mechanisms in CMOS downconverters [J].
Manstretta, D ;
Brandolini, M ;
Svelto, F .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (03) :394-406
[8]  
MANSTRETTA D, 2002, IEEE INT SOL STAT CI, P240
[9]  
Melly T, 1998, IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, P503
[10]   A 5.2-GHz CMOS receiver with 62-dB image rejection [J].
Razavi, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (05) :810-815