Design issues for monolithic DC-DC converters

被引:50
作者
Musunuri, S [1 ]
Chapman, PL [1 ]
Zou, J [1 ]
Liu, C [1 ]
机构
[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA
基金
美国国家科学基金会;
关键词
dc-dc converters; integrated power circuits and spiral inductor design;
D O I
10.1109/TPEL.2005.846527
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents various ideas for integrating different components of dc-dc converter on to a silicon chip. These converters are intended to process power levels up to 0.5 W. Techniques for integrating capacitors and design issues for MOS transistors are discussed. The most complicated design issue involves inductors. Expressions for trace resistance and inductance estimation of on-chip planar spiral inductor on top metal layer of CMOS process are compared. These inductors have high series resistance due to low metal trace thickness, capacitive coupling with substrate and other metal traces, and eddy current loss. As an alternative, a CMOS compatible three-dimensional (3-D) surface micromachining technology known as plastic deformation magnetic assembly (PDMA) is used to fabricate high quality inductors with small footprints. Experimental results from a monolithic buck converter using this PDMA inductor are presented. A major conclusion of this work is that the 3-D "post-process" technology is more viable than traditional integrated circuit assembly methods for realizing of micro-power converters.
引用
收藏
页码:639 / 649
页数:11
相关论文
共 16 条
[1]  
Abedinpour S, 2000, IEEE IND APPLIC SOC, P2471, DOI 10.1109/IAS.2000.883169
[2]  
GENG L, 2000, P 3 INT POW EL MOT C, V1, P263
[3]   DESIGN OF PLANAR RECTANGULAR MICROELECTRONIC INDUCTORS [J].
GREENHOUSE, HM .
IEEE TRANSACTIONS ON PARTS HYBRIDS AND PACKAGING, 1974, PH10 (02) :101-109
[4]  
Grover F.W., 1946, INDUCTANCE CALCULATI
[5]   A new design of power supplies for pocket computer systems [J].
Liu, J ;
Chen, ZM ;
Du, Z .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1998, 45 (02) :228-235
[6]   Improvement of the quality factor of RF integrated inductors by layout optimization [J].
López-Villegas, JM ;
Samitier, J ;
Cané, C ;
Losantos, P ;
Bausells, J .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2000, 48 (01) :76-83
[7]  
McShane E, 2001, IEEE IND APPLIC SOC, P653, DOI 10.1109/IAS.2001.955489
[8]   Simple accurate expressions for planar spiral inductances [J].
Mohan, SS ;
Hershenson, MD ;
Boyd, SP ;
Lee, TH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (10) :1419-1424
[9]  
Musunuri S, 2003, IEEE IND APPLIC SOC, P1270
[10]  
Musunuri S, 2003, IEEE POWER ELECTRON, P227