共 18 条
- [1] Andricacos P. C., 1998, INTERFACE, V7, P23
- [2] ANDRICACOS PC, 1994, ADV ELEC SC, V3, P227
- [3] ANDRICACOS PC, 1998, 193 M EL SOC SAN DIE
- [4] CHOW MM, 1988, Patent No. 4789648
- [6] SIMULATION OF LEVELING IN ELECTRODEPOSITION [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1990, 137 (12) : 3748 - 3755
- [8] Full copper wiring in a sub-0.25 μm CMOS ULSI technology [J]. INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 773 - 776
- [9] EDELSTEIN DC, 1995, IBM J RES DEV, V39, P3833
- [10] EDELSTEIN DC, 1995, P 12 INT IEEE VLSI M, P301