A physically based relation between extracted threshold voltage and surface potential flat-band voltage for MOSFET compact modeling

被引:18
作者
Benson, J [1 ]
D'Halleweyn, NV
Redman-White, W
Easson, CA
Uren, MJ
Faynot, O
Pelloie, JL
机构
[1] Univ Southampton, Dept Elect & Comp Sci, Ctr Microelect, Southampton, Hants, England
[2] Def Evaluat & Res Agcy, Malvern, Worcs, England
[3] CEA, LETI, Grenoble, France
关键词
modeling; MOSFET; threshold voltage;
D O I
10.1109/16.918258
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Compact MOS models based on surface potential are now firmly established, but for practical applications there is no reliable link between measured values of threshold voltage and the flat-band voltage on which such models are based. This brief presents an analytical relationship which may be implemented in compact models to provide a reliable and accurate threshold parameter input. Results are compared with a conventional threshold voltage model for several SOI CMOS technologies. This technique has been developed for use with body-tied SOI transistors, and hence it can also be applied to bulk devices.
引用
收藏
页码:1019 / 1021
页数:3
相关论文
共 13 条
[1]  
Arora N., 1993, MOSFET MODELS VLSI C
[2]  
ARORA ND, 1994, P 24 EUR SOL STAT DE, P369
[3]   MISNAN - A PHYSICALLY BASED CONTINUOUS MOSFET MODEL FOR CAD APPLICATIONS [J].
BOOTHROYD, AR ;
TARASEWICZ, SW ;
SLABY, C .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (12) :1512-1529
[4]   NEW METHOD FOR THE EXTRACTION OF MOSFET PARAMETERS [J].
GHIBAUDO, G .
ELECTRONICS LETTERS, 1988, 24 (09) :543-545
[5]  
HOWE S, 1994, NEW STATESMAN SOC, V7, P41
[6]   An improved MOSFET model for circuit simulation [J].
Joardar, K ;
Gullapalli, KK ;
McAndrew, CC ;
Burnham, ME ;
Wild, A .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (01) :134-148
[7]  
LEE MSL, 1997, COMPACT MODELING PAR
[8]  
SCHRODER DK, 1990, SEMICONDUCTOR MAT DE
[9]   A PHYSICAL CHARGE-BASED MODEL FOR NON-FULLY DEPLETED SOI MOSFETS AND ITS USE IN ASSESSING FLOATING-BODY EFFECTS IN SOI CMOS CIRCUITS [J].
SUH, D ;
FOSSUM, JG .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (04) :728-737
[10]   VLSI LIMITATIONS FROM DRAIN-INDUCED BARRIER LOWERING [J].
TROUTMAN, RR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (02) :383-391