PRIMA: Passive reduced-order interconnect macromodeling algorithm

被引：914

作者：

Odabasioglu, A ^{[1
]}

Celik, M

Pileggi, LT

机构：

[1] Monterey Design Syst, Sunnyvale, CA 94089 USA

[2] Pacific Numerix Corp, Scottsdale, AZ 85258 USA

[3] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA

来源：

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1998年 / 17卷 / 08期

关键词：

D O I：

10.1109/43.712097

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes an algorithm for generating provably passive reduced-order N-port models for RLC interconnect circuits. It is demonstrated that, in addition to macromodel stability, macromodel passivity is needed to guarantee the overall circuit stability once the active and passive driver/load models are connected. The approach proposed here, PRIMA, is a general method for obtaining passive reduced-order macromodels for linear RLC systems. In this paper, PRIMA is demonstrated in terms of a simple implementation which extends the block Arnoldi technique to include guaranteed passivity while providing superior accuracy. While the same passivity extension is not possible for MPVL, comparable accuracy in the frequency domain for all examples is observed.

引用

页码：645 / 654

页数：10

共 18 条

[1]

Anderson B., 1973, Network Analysis and Synthesis: AModern Systems Theory Approach

[2] KRYLOV SPACE METHODS ON STATE-SPACE CONTROL-MODELS [J].

BOLEY, DL .

CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1994, 13 (06) :733-758

[3]

ELFADEL IM, 1997, IEEE ACM P ICCAD NOV, P66

[4] EFFICIENT LINEAR CIRCUIT ANALYSIS BY PADE-APPROXIMATION VIA THE LANCZOS PROCESS [J].

FELDMANN, P ;

FREUND, RW .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (05) :639-649

[5]

FELDMANN P, 1995, IEEE ACM P DES AUT C, P474

[6]

FREUND RW, 1998, 98302 BELL LAB

[7]

GRIMME EJ, 1997, THESIS U ILINOIS URB

[8]

Kerns K.J., 1996, THESIS U WASHINGTON

[9]

KERNS KJ, 1995, IEEE ACM INT C COMP, P207

[10] TIME-DOMAIN MACROMODELS FOR VLSI INTERCONNECT ANALYSIS [J].

KIM, SY ;

GOPAL, N ;

PILLAGE, LT .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (10) :1257-1270

← 1 2 →