共 21 条
[1]
BERGE JM, 1995, MODELLING ANALOG DES
[3]
Model generation of test logic for macrocell based designs
[J].
EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS,
1996,
:456-461
[4]
*ESA ESTEC, 1994, ASIC DES MAN REQ
[5]
GAJSKI DD, 1983, IEEE COMPUT, V16, P11
[6]
HAWKINS CF, 1989, IEEE T IND ELECT, V36
[7]
*IEEE STD, 1988, 10761987 IEEE STD
[8]
*IEEE STD, 1990, 114911990 IEEE STD
[9]
System-on-a-chip cosimulation and compilation
[J].
IEEE DESIGN & TEST OF COMPUTERS,
1997, 14 (02)
:16-25
[10]
LINDQVIST L, 1993, P VHDL INT USERS FOR, P1