Colif:: A design representation for application-specific multiprocessor SOCs

被引:17
作者
Cesário, WO [1 ]
Nicolescu, G [1 ]
Gauthier, L [1 ]
Lyonnard, D [1 ]
Jerraya, AA [1 ]
机构
[1] TIMA Lab, Syst Level Synth Grp, F-38031 Grenoble, France
来源
IEEE DESIGN & TEST OF COMPUTERS | 2001年 / 18卷 / 05期
关键词
D O I
10.1109/54.953268
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
By separating component behavior and communication infrastructure and spanning multiple abstraction levels, Colif lets designers use a divide-and-conquer approach for complex designs and focus on important customizations as they progressively refine the SOC architecture.
引用
收藏
页码:8 / 20
页数:13
相关论文
共 12 条
[1]  
Chang H., 1999, SURVIVING SOC REVOLU
[2]  
Gauthier L, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P679, DOI 10.1109/DATE.2001.915098
[3]  
GLUNZ W, 1993, P IFIP CHDL 1993, P187
[4]  
*INT TEL UN, 1993, SPEC DESCR LANG SDL
[5]  
Lyonnard D, 2001, DES AUT CON, P518, DOI 10.1109/DAC.2001.935563
[6]   Mixed-level cosimulation for fine gradual refinement of communication in SoC design [J].
Nicolescu, G ;
Yoo, S ;
Jerraya, AA .
DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, :754-759
[7]  
*OBJ MAN GROUP, 1998, CORBA SERV COMM OBJ
[8]  
*RAT SOFTW CORP, 1997, OMG UN MOD LANG SPEC
[9]   Formal models for embedded system design [J].
Sgroi, M ;
Lavagno, L ;
Sangiovanni-Vincentelli, A .
IEEE DESIGN & TEST OF COMPUTERS, 2000, 17 (02) :14-27
[10]   A model for describing communication between aggregate objects in the specification and design of embedded systems [J].
Svarstad, K ;
Nicolescu, G ;
Jerraya, AA .
DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, :77-84