VLSI design and application of a high-voltage-compatible SoC-ASIC in bipolar CMOS/DMOS technology for ac-dc rectifiers

被引:19
作者
Langeslag, Winston [1 ]
Pagano, Rosario
Schetters, Kees
Strijker, Arjan
van Zoest, Arjan
机构
[1] NXP Semicond, NL-6534 AE Nijmegen, Netherlands
[2] Univ Catania, Dipartimento Ingn Elettr Elettron & Sistemi, I-95125 Catania, Italy
关键词
application-specific integrated circuit (ASIC); flyback; power-factor correction (PFC); system integration; valley-switching control;
D O I
10.1109/TIE.2007.894735
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an application-specific integrated circuit (ASIC) controller that is suitable for double-stage ac-dc power converters, which employ power-factor correction (PFC) and flyback topologies. The PFC cell is used as a preregulator to comply with line-current harmonic standards, while the flyback converter operates in quasi-resonant (QR)/discontinuous conduction mode to deliver to the load a maximum output power of 120 W. The control functions of the PFC and flyback converters are combined in a unique system-on-chip-ASIC solution to reduce system complexity. The ASIC implements valley-switching control of both the PFC and flyback cells to achieve QR operation. The concept of "valley skipping" is also recalled by the proposed ASIC to determine the operating point in the power-frequency characteristic of the power converter. Depending on the output-power requirement, the ASIC drives the flyback stage into three different states, which result from the combination of the QR and valley-skipping modes. This allows the flyback converter to operate at a fixed on-time, while its off-time is changed according to the output power. The PFC stage is also driven in the QR mode with valley skipping to provide the dc-dc stage with a fixed input voltage of 400 V. To evaluate the performances of the presented ASIC device, a demoboard of a 120-W PFC-flyback system has been realized and tested. Several experimental results have been carried out to confer the validity of the approach that is discussed throughout this paper and to evaluate the performances of the ac-dc rectifier.
引用
收藏
页码:2626 / 2641
页数:16
相关论文
共 25 条
[1]   Current programmed control of a single-phase two-switch buck-boost power factor correction circuit [J].
Andersen, GK ;
Blaabjerg, F .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2006, 53 (01) :263-271
[2]   A quasi-resonant quadratic boost converter using a single resonant network [J].
Barreto, LHSC ;
Coelho, EAA ;
Farias, VJ ;
de Oliveira, JC ;
de Freitas, LC ;
Vieira, JB .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2005, 52 (02) :552-557
[3]   A soft-switched full-bridge single-stage AC-to-DC converter with low-line-current harmonic distortion [J].
Bhat, AKS ;
Venkatraman, R .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2005, 52 (04) :1109-1116
[4]   Simplified control technique for high-power-factor flyback Cuk and Sepic rectifiers operating in CCM [J].
Buso, S ;
Spiazzi, C ;
Tagliavia, D .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2000, 36 (05) :1413-1418
[5]   A modern ASIC controller for a 6-pulse rectifier [J].
Cirstea, MN ;
Giamusi, M ;
McCormick, M .
TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, :335-338
[6]  
Herfurth M, 1997, PROCEEDINGS OF THE POWER CONVERSION CONFERENCE - NAGAOKA 1997, VOLS I AND II, P901, DOI 10.1109/PCCON.1997.638370
[7]  
International Labour Office, 1999, SUST FOOD SEC YEAR 2, P1
[8]  
Killat D, 2003, INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P23
[9]   Implementation of high peak-current IGBT gate drive circuits in VLSI compatible BiCMOS technology [J].
Kuratli, C ;
Huang, QT ;
Biber, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) :924-932
[10]  
LANGESLAG W, 2006, P 32 IEEE INT C IND, P2996